Toggle navigation
English
Norsk
English
English
Norsk
Administration
Toggle navigation
View Item
Home
Det matematisk-naturvitenskapelige fakultet
Fysisk institutt
Fysisk institutt
View Item
Home
Det matematisk-naturvitenskapelige fakultet
Fysisk institutt
Fysisk institutt
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Design and Test of 16x16 Pixel CMOS Image Sensor Chip with On-Chip ADC in 0.18um Process
Le, Line
Master thesis
View/
Open
MASTER_CIS_LINELE.pdf (10.78Mb)
Year
2022
Metadata
Show metadata
Appears in the following Collection
Fysisk institutt
[3682]
Abstract
A prototype CMOS Image Sensor chip is fabricated in 0.18 µm technology, featuring a 16 x 16 pixel array with a simple readout circuit and column-parallel ADCs. Row and column decoders are implemented to address the pixels.
Search all of DUO
Only this Collection
For students / employees
Submit master thesis
Access to restricted material
Browse
All of DUO
Communities & Collections
By Issue Date
Authors
Titles
This Collection
By Issue Date
Authors
Titles
For library staff
Login
RSS Feeds