dc.date.accessioned | 2013-03-12T07:59:35Z | |
dc.date.available | 2013-03-12T07:59:35Z | |
dc.date.issued | 2006 | en_US |
dc.date.submitted | 2006-04-27 | en_US |
dc.identifier.citation | Hagen, Øyvind. Multiple-Input Common-Gate FGUVMOS Transistor and Its Application in Multiple-Valued Logic Circuits. Hovedoppgave, University of Oslo, 2006 | en_US |
dc.identifier.uri | http://hdl.handle.net/10852/9426 | |
dc.description.abstract | The demand for reduced area and power consumption have usually been met with improvements in processing techniques, allowing for increased integration and a reduction in the power supply voltage. Some technology improvements have also occurred, such as strained silicon and silicon-on-insulator. But some design techniques also feature a significant reduction in area and power consumption, such the asynchronous design approach. Reducing the amount of interconnects is another approach, for which multiple-valued logic might be an ideal candidate.
This thesis explores the multiple-input common-gate FGUVMOS transistor and the design of multiple-valued logic circuits using this transistor. We examine in detail a UV-programming technique for initializing the floating-gate. There is no need for any extra programming circuitry with this programming method, since it utilizes the supply rail of the nMOS transistor to place a charge on the floating-gate. An important benefit of the floating-gate initialization is a matching of the pMOS and nMOS transistor at a predetermined current level. We also look closer at some of the layout issues concerning FGUVMOS circuits.
We also explore a new area of application for the FGUVMOS transistor, namely multiple-valued logic. The main design parameter of the FGUVMOS transistor--the capacitive division ratios of the coupling capacitors to the floating-gate--is well suited for designing voltage-mode multiple-valued logic circuits. Several multiple-valued logic circuits are examined in detail and several design issues are addressed. Measurements on a fabricated chip are supplied, as well as simulations of the various circuits. And the voltage output functions for the presented circuits are also developed. | nor |
dc.language.iso | eng | en_US |
dc.title | Multiple-Input Common-Gate FGUVMOS Transistor and Its Application in Multiple-Valued Logic Circuits | en_US |
dc.type | Master thesis | en_US |
dc.date.updated | 2006-06-12 | en_US |
dc.creator.author | Hagen, Øyvind | en_US |
dc.subject.nsi | VDP::420 | en_US |
dc.identifier.bibliographiccitation | info:ofi/fmt:kev:mtx:ctx&ctx_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:dissertation&rft.au=Hagen, Øyvind&rft.title=Multiple-Input Common-Gate FGUVMOS Transistor and Its Application in Multiple-Valued Logic Circuits&rft.inst=University of Oslo&rft.date=2006&rft.degree=Hovedoppgave | en_US |
dc.identifier.urn | URN:NBN:no-12346 | en_US |
dc.type.document | Hovedoppgave | en_US |
dc.identifier.duo | 39602 | en_US |
dc.contributor.supervisor | Yngvar Berg | en_US |
dc.identifier.bibsys | 06095342x | en_US |
dc.identifier.fulltext | Fulltext https://www.duo.uio.no/bitstream/handle/10852/9426/1/oyvinha_thesis.pdf | |