| dc.contributor.author | Butt, Hussain Javaid | |
| dc.date.accessioned | 2015-11-16T23:00:17Z | |
| dc.date.available | 2015-11-16T23:00:17Z | |
| dc.date.issued | 2015 | |
| dc.identifier.citation | Butt, Hussain Javaid. Hardware acceleration of an evolutionary algorithm on Xilinx Zynq-7000. Master thesis, University of Oslo, 2015 | |
| dc.identifier.uri | http://hdl.handle.net/10852/47765 | |
| dc.description.abstract | The primary goals of this thesis was to design and implement a hardware friendly Zynq-based CGP algorithm and investigate the acceleration potential. It was made several attempts to find out if it was possible to increase the speed of the CGP algorithm by implementing single part of algorithm as hardware component. The Zynq-platform is a unique blend of two technologies, which includes a Dual ARM® Coretex-A9 Processer System and 7-series Programmable Logic. This means that Zynq is able to take advantage of software programming and in addition configure programmable hardware both at the same time. | nor |
| dc.language.iso | nor | |
| dc.title | Hardware acceleration of an evolutionary algorithm on Xilinx Zynq-7000 | nor |
| dc.title | Hardware acceleration of an evolutionary algorithm on Xilinx Zynq-7000 | eng |
| dc.type | Master thesis | |
| dc.date.updated | 2015-11-16T23:00:17Z | |
| dc.creator.author | Butt, Hussain Javaid | |
| dc.identifier.urn | URN:NBN:no-51792 | |
| dc.type.document | Masteroppgave | |
| dc.identifier.fulltext | Fulltext https://www.duo.uio.no/bitstream/handle/10852/47765/1/Butt.pdf | |