

Multi-channel Electrical Impedance Tomography with Field Programmable Gate Array

Kjetil Vermundsen Madsen



Thesis submitted for the degree of
Master in Electrical Engineering, Informatics and
Technology
(Microelectronics and Sensor technology)
60 credits

Department of Physics
Faculty of mathematics and natural sciences

UNIVERSITY OF OSLO

Spring 2021

Multi-channel Electrical Impedance Tomography with Field Programmable Gate Array

Kjetil Vermundsen Madsen



© 2021 Kjetil Vermundsen Madsen

Multi-channel Electrical Impedance Tomography with Field Programmable
Gate Array

<http://www.duo.uio.no/>

Printed: Reprocentralen, University of Oslo

Preface

Before we start, I would like to offer my heartfelt thanks to my supervisors during this thesis. Both for the incredibly useful help and the wondrous insight into the field of biomedical instrumentation.

Additionaly, I would like to express my gratitude to everyone else at the Department of Physics for helping me realize my thesis, be it technical, theoretical or administrative. I appreciate every one of you.

I cannot forget to thank everyone at V333 and SEF for great conversations, both academical and recreational, as well as all the good times during coffee breaks. You truly made this time special.

Thanks

Abstract

In this thesis a digital system for biomedical applications is proposed. A framework synthesizing analog waveforms and digital processing of measured analog signals is implemented. This is relevant for biomedical instrumentation because electrical signals measured on tissue are often small and noisy due to limitations with applied currents.

A Field Programmable Gate Array (FPGA) is chosen for this role, and the task is performed by generating reference signals with an implemented Direct Digital Synthesizer (DDS). The Digital Signal Processing (DSP) on the sampled data were done with a Lock-In Amplifier (LIA) and Coordination Rotational Digital Computer (CORDIC). Because of this the system is able to calculate the real and imaginary parts of a measured system, as well as the phase difference and magnitude.

Potential applications of the digital system includes, but are not limited to Electrical Impedance Tomography (EIT), impedance measurements over fixed frequencies and frequency sweeps. EIT is a non-invasive, non-ionized form of imaging, typically used in medical medical applications, and is often used in intensive care units. For EIT imaging, the open source EIDORS libraries can be used.

We propose a user-friendly, freely configurable and portable system for easy transfer immitance measurements. Potentially opening the door for different types of continuous measurements.

Contents

1	Introduction	1
1.1	Bioimmittance theory	3
1.1.1	Transfer Immitance	3
1.1.2	Frequency dependant impedance	3
1.1.3	Capacitance	4
1.1.4	Electrical double layer	5
1.1.5	Electrical Impedance Tomography	5
1.1.6	Reciprocity	6
1.2	Trigonometry background theory	6
1.2.1	Arctangent	6
1.3	FPGA design theory	8
1.3.1	Operations in FPGA	8
1.3.2	Direct Digital Synthesis	10
1.3.3	CORDIC	11
1.3.4	Lock-in Amplifier	12
1.3.5	FIFO	13
1.3.6	SPI	15
1.3.7	Linear-feedback shift register	18
2	Methods	19
2.1	FPGA Implementation	19
2.1.1	Clocking	20
2.1.2	Electrode Master	22
2.1.3	Phase Accumulator	22
2.1.4	Sine table	24
2.1.5	SPI	24
2.1.6	Lock-in Amplifier	24
2.1.7	CORDIC	26
2.1.8	IP	26
2.2	FPGA Hierarchy	28
2.2.1	Packages	29
2.2.2	DDS	29
2.2.3	DSP	29
2.2.4	I/O	30
2.2.5	Jupyter notebook	30
2.3	Analog front-end	31
2.3.1	Transimpedance Amplifier	31
2.3.2	MUX	32

2.3.3	DAC	32
2.3.4	ADC	32
2.3.5	Resolution of converters	32
2.4	Test setup	33
2.4.1	Simulation	33
2.4.2	Verification in ILA	36
2.5	Measurement setup	36
2.5.1	Calibration	36
2.6	Post-processing	37
2.6.1	EIDORS	37
3	Results	38
3.1	Verification and simulation	38
3.1.1	DDS	38
3.1.2	CORDIC	38
3.1.3	Known parameters	40
3.1.4	Randomization	42
3.1.5	ILA	43
3.2	Measurements	46
3.2.1	Transimpedance Amplifier	46
3.3	EIDORS	47
4	Discussion	49
4.1	Verification and measurements	49
4.1.1	DDS	49
4.1.2	CORDIC	49
4.1.3	Known parameters	50
4.1.4	Noisy simulation	50
4.1.5	EIDORS	51
4.1.6	Measurements	51
4.1.7	Analog Front-End	51
4.2	Comparison	52
4.3	Challenges	53
4.4	Future work	53
4.5	Conclusion	54
A	Diagrams	58
B	Simulations	62
C	VHDL code	63
D	MATLAB code	152
E	Other code	163

List of Figures

1.1	Immittance deviated characteristics	3
1.2	Frequency response on a cell membrane	5
1.3	Unit circle	7
1.4	Timing diagrams of different dataflow problems	8
1.5	Pipelining timing diagram	9
1.6	Binary search vector shift, where <code>Shift i</code> is the pseudo-rotation from $i-1$ to i	12
1.7	Digital LIA block diagram	13
1.8	FIFO Circular buffer concept	14
1.9	Timing diagram of SPI protocol from [9]	16
1.10	I ² C package, figure from [10]	17
1.11	UART packet data [11]	17
2.1	Abstracted block diagram of DDS and DSP system	19
2.2	Clock tree	21
2.3	Electrode change	22
2.4	Diagram of implemented Phase Accumulator	23
2.5	NCO jump length	23
2.6	SPI diagrams	24
2.7	Diagram of LIA implementation	25
2.8	Coarse partition of system hierarchy	28
2.9	System hierarchy of implemented PL modules	28
2.10	PYNQ I/O	30
2.11	Simplified analog Front-end	31
2.12	Transimpedance Amplifier	31
2.13	Implementation of LFSR with taps	34
2.14	Noise process	35
2.15	Diagram of randomized testbench	35
2.16	Block design of ILA measurements	36
3.1	The difference between angle calculated with <code>atan2</code> in MATLAB and with CORDIC	39
3.2	Applied pseudo-noise from LFSR	42
3.3	2 kHz noisy input sine	43
3.4	Digital DDS sine ref, and DAC to ADC sampled reference. Sampled for 1.31 ms	45
3.5	EIDORS generated images of the post modulated data	47

3.6 EIDORS generated images of the analog modulated channels with, from top left to bottom right, no load, 10 ohm , 984Ω and $3\text{ k}\Omega$ at different frequencies	48
4.1 Programmable gain implemented with a MUX	52
A.1 Electrode Master ASM	59
A.2 CORDIC ASM	60
A.3 Vivado Block Diagram of system	61
B.1 Waveform of electrode and frequency loop in <code>electrode_master</code>	62

List of Tables

1.1	FIFO control signals truth table	14
1.2	SPI wires	15
1.3	CPHA and CPOL functionality	15
1.4	SPI, I ² C and UART comparison	18
2.1	Clock division	20
2.2	Simplified Electrode Master I/O	22
2.3	Simplified Phase Accumulator I/O	23
2.4	Simplified Sine table I/O	24
2.5	Simplified Lock-In Amplifier I/O	25
2.6	CORDIC FSM states	26
2.7	Simplified CORDIC I/O	26
2.8	DMA data overhead	27
2.9	Packaged constants	29
2.10	I/O table, function from left to right	30
2.11	Specifications of converters	33
3.1	Table over CORDIC edge cases	39
3.2	1 kHz sine input	40
3.3	2 kHz sine input	40
3.4	4 kHz sine input	40
3.5	8 kHz sine input	40
3.6	10 kHz sine input	41
3.7	1 kHz phase shifted 45° input	41
3.8	2 kHz noisy sine input	42
3.9	Samples per period of wave, with a sampling rate of 100 MHz	44
3.10	ADC measurements	44
3.11	Sampled input characteristics	44
3.12	Phase shift at different loads	46
4.1	Different filtering techniques used after LIA	52

List of Listings

C.1	Connection between pmod adc and system	63
C.2	Array package	66
C.3	CORDIC	67
C.4	Connection between pmod dac and system	71
C.5	DDS	73
C.6	DSP	75
C.7	Electrode Master	80
C.8	FIFO	83
C.9	LFSR8	85
C.10	LFSR12	86
C.11	Lock-in Amplifier	87
C.12	Vivado generated native to 32 bit AXI-Stream	90
C.13	Phase Accumulator	95
C.14	ADC	97
C.15	DAC	100
C.16	Signal Loop	104
C.17	Sine table	106
C.18	Sine wave package	107
C.19	SPI Master	128
C.20	SPI Master Dual MISO	132
C.21	Top	136
C.22	Randomized testbench	143
D.1	Generating sine table values	152
D.2	Generating frequency tuning words	154
D.3	Reading and plotting ILA data	156
D.4	Post-processing and plotting of measured data from TIA	160
D.5	Characterization of CORDIC output	162
E.1	Makefile for simulation	163
E.2	Jupyter Notebook	164

Abbreviations

- ADC** - Analog to Digital Converter
ALU - Arithmetic Logic Unit
AXI - Advanced eXtensible Interface
AXIS - AXI4-Stream
BP - Band-pass
BRAM - Block Random Access Memory
CORDIC - COordination Rotational DIgital Computer
COTS - Commercial Of The Shelf
CRC - Cyclic Redundancy Check
DAC - Digital to Analog Converter
DAQ - Data Acquisition
DDS - Direct Digital Synthesis
DSP - Digital Signal Processing
DUT - Device Under Test
EIDORS - Electrical Impedance Tomography and Diffuse Optical Tomography Reconstruction Software
EIT - Electrical Impedance Tomography
FIFO - First In First Out
FIR - Finite Impulse Response
FPGA - Field Programmable Gate Array
GPIO - General Purpose Input Output
I²C - Inter-Integrated Circuit
I/O - Input/Output
IP - Intellectual Property
LFSR - Linear-feedback shift register
LP - Low-pass
LUT - Look-Up Table
MAC - Multiply and ACCumulate
MUT - Material Under Test
MUX - Multiplexer
NCO - Numerically Controlled Oscillator
PL - Programmable Logic
PLL - Phase Locked Loop
PMOD - Peripheral module
PS - Processing System
PGA - Programmable Gain Amplifier
SoC - System on Chip
STA - Static Timing Analyzis
SPI - Serial Peripheral Interface
UUT - Unit Under Test
VHDL - Very high speed integrated circuit Hardware Description Language

Chapter 1

Introduction

This chapter explains the background for the project and relevant theory, including Bioimmitance and the electrical properties of cells, system requirements for performing bioimmitance calculations and how to implement these in Field Programmable Gate Arrays (FPGA).

Electrical Impedance Tomography (EIT) is a non-invasive, non-ionized form of imaging, typically used in medical medical applications. It is based on the differences in electrical properties in a volume of material, and is measured by applying a current and measuring the excited voltage as $Z = \frac{V}{I}$, thus giving the transimpedance, or inversely, the transadmittance.

A common use of EIT is imaging of organs and tissue, like continuous measurements of lung-function in intensive care units as it does not apply any harmful radiation or intrusive effects [1]. Cardiac imaging, measurements of brain function and gastric emptying, to name a few examples [2].

EIT does however have a few notable challenges. One of these is that it is measured on the outside of the object, without knowing the detailed state of the insides. This means that the path of the current is not known either, and is called the *inverse problem* [2]. Another necessity is knowledge of the mathematical position of all of the electrodes in relation to each other, and movement can deteriorate the quality of the imaging, which is especially prevalent in medical EIT as people and organs tend to move. The spatial resolution of the images are also often lower than with Computer Tomography (CT) and Magnetic Resonance Imaging (MRI), on the other hand it's shown for having the possibility of higher temporal resolution [2].

FPGA is, as the name suggests, programmable logic implemented on a chip. An effective and cheap tool for prototyping, because of its reconfigurability, meaning it can be reprogrammed as much as the developer wants, as opposed to ASICs. FPGAs can not compete in size, but in development time and price, especially for prototyping¹ [3].

¹FPGAs excel in price for prototyping, and when something is not to be mass produced.

They also allow *real parallel processing*² making them extremely effective for processing large amounts of data in a short amount of time. This can be useful in real time systems such as medical imaging.

While bioimmittance measurement tools are often large and expensive, FP-GAs can be relatively small and inexpensive.

Specifications of the system

The digital system developed in this thesis needed to be able to generate analog sines in frequencies up to 10 kHz with at least 12 samples per period, to avoid aliasing of the signal [4]. This is a frequency range before cell membranes are shorted and starts acting like conductors [1].

A benefit would be if the system was also able to parallel process for fast Digital Signal Processing (DSP). This signal processing would have to be able to lock-in amplify the measured signal and return the DC and phase shifted angle of the measurement in relation to the reference. Buttons and/or switches would also be a benefit for easy prototyping.

In order to measure over analog circuits and process in digital, analog and digital converters are needed. In order to compare with resolution of commercial EIT, these converters need to have an amplitude resolution of 12-bit. To service the frequency needs they need to have a throughput higher than

$$\text{throughput} = f_{max} \cdot 12 = 10 \text{ kHz} \cdot 12 = 120 \text{ kHz} \quad (1.1)$$

The system should also be able to control multiplexers (MUX), for switching between different electrode channels, as well as power an analog front-end. These MUXes would ideally have at least 8 channels, giving a good spatial resolution for EIT measurements over a tub filled with saline solution.

Outline

Chapter 1: Introduction - Describes necessary theory for the digital system. This includes the background theory behind bioimmittance measurements, electrical properties, DSP operations used in this thesis, data transfer and FPGA design theory.

Chapter 2: Methods - Describes the system design, including all the HDL submodules, as well as the testbench setup.

Chapter 3: Results - Simulated and measured results achieved from the system.

Chapter 4: Discussion - Did the measurements behave as expected, characterization of system, comparison with other similar projects, future work and conclusion.

²Processing where different operations are performed at the same time with dedicated hardware resources as opposed to using shared resources as in a CPU

1.1 Bioimmittance theory




Figure 1.1: Immittance deviated characteristics

Bioimmittance is the common term of admittance and impedance of biological matter. The admittance is the cell's ability to let current pass, and is the inverse of impedance, which is the ability to limit current flow. In this section, different electrical properties of cells and how to measure them will be discussed. Bioimpedance is living cell's ability to impede current flow both because of the material and the geometry of the cell [1]. Properties ending with **-ivity** are intrinsic properties of the material while **-ance** are properties which also depend on the geometry of the material. A cell can be viewed as a dielectric, as it has several dielectric properties. A dielectric is an insulator that can be polarized applying an electrical field, where the ability to polarize is defined by the material's permittivity [1].

1.1.1 Transfer Immittance

Transfer immittance is the backbone of EIT measurements [1]. By applying a current, I_i , and measuring a voltage, V_o , one can calculate the impedance of the material the current was applied over. It is the transfer function for impedance.

$$Z = \frac{V_o}{I_i} = \frac{1}{Y} \quad (1.2)$$

Where Z is the impedance, measured in ohm, and Y is the admittance measured in Siemens. The impedance is the magnitude of a material's resistive and reactive components

$$Z = \sqrt{R^2 + X^2} \quad (1.3)$$

1.1.2 Frequency dependant impedance

Impedance consists of two components, resistance R , and reactance X , respectively the real and imaginary part. With direct current there is only resistive losses and no phase shift between the voltage and current, meaning $X = 0$. With

alternating current, part of the energy can be stored either as charge buildup (capacitor) or as magnetic fields (inductor), in addition to the resistive losses. Thus the reactance can either be positive (inductive, X_L) or negative (capacitive, X_C). Due to the mechanisms behind energy storage, reactance is frequency dependant and that is why the current is out of phase with the voltage, because energy storage is not instant [1]. Similarly the inductive and capacitive properties of admittance is described by susceptance B .

$$X_C = \frac{1}{2\pi f C} \quad (1.4a)$$

$$X_L = 2\pi f L \quad (1.4b)$$

$$X = X_L - X_C \quad (1.4c)$$

The inductive reactance of cells is almost non-existent, thus the only reactive part of the cells are capacitive and impose a negative phase shift on the applied signal.

$$X_{cell} = X_c \quad (1.5a)$$

$$Z_{cell} = \sqrt{R_{cell}^2 + X_{cell}^2} \quad (1.5b)$$

1.1.3 Capacitance

Capacitance is the materials ability to store electrical charge [4].

$$C = \epsilon \frac{A}{d} \quad (1.6)$$

Where C is the capacitance in Farad (F), A is the area of the capacitor plate, in this case the cell wall, in m^2 and d is the distance between capacitor plates, inversely proportional with the cell wall, in m and the permittivity ϵ in F/m, where ϵ is the product of absolute permittivity in vacuum and the relative permittivity.

The cell membrane is what separates the intra-cellular liquid (ICL) from the extra-cellular liquid (ECL), in other words, it's what separates, and thus protects, the inside of the cell from the environment. However, it is semipermeable, meaning certain molecules or ions can flow through. The membrane has two layers, and behaves as a capacitor, where each layer is considered to be a capacitor plate. Because of the nanometer thin cell wall [1] the distance (d) between capacitor plates is rather small, making the capacitance large, as can be seen from eq. (1.6).

This means that low frequency currents will flow around the cells and the dominating impedance will be a result of the liquids on the outside of the cells, while a high frequency current will short the cell and go straight through it, acting as a dielectric and conductor respectively. In practice the measured impedance will be a result of the relationship between liquids both on the outside and inside of the cells, as well as on the celltypes and tissue structures in the region where

the current flows. The frequency dependent change between current passing in the liquid between the cells and the current starting to short across the cell membranes typically start to occur around 50 kHz [1].




Figure 1.2: Frequency response on a cell membrane

1.1.4 Electrical double layer

An electrical double layer (EDL) is when ions are attracted to the surface of an object because of electrical charge. This will create a layer of either positive or negative ions, this is called the surface charge. EDL can be a source of noise in bioimpedance measurements if we measure at frequencies where the additional impedance from the EDL dominates over the electrical properties of the tissue we are measuring on [1].

1.1.5 Electrical Impedance Tomography

EIT is a form of imaging based on the electrical properties of materials. A higher transimpedance for one channel will imply that a material of higher impedance will be in the way of the current between the input and output electrodes.

2-dimensional cross-section images are made with EIT. This is a problem as current flows 3-dimensionally, meaning there can be more than one solution for image reconstruction. Layers of cross-sections can be stacked as several rings of electrodes, returning 3-D images. If an image is made for several different frequencies the types of materials might be inferred from empirical data, by knowing their conductivity or resistivity. This circumvents the inverse problem if the a-priori data are accurate enough [2]. EIT is dependent on the relative change in electrical properties, hence the larger difference there is between electrical properties, the better the image gets.

The first commercially available EIT lung imaging device was the Sheffield Mark 3.5 with 16 electrodes, and was produced by Maltron International, their

current device has 8 channels. They have been producing EIT equipment for over 20 years [5].

Generation of EIT images can be done through the usage of external third party open source libraries such as EIDORS [6].

1.1.6 Reciprocity

A system is reciprocal if the function of the system is independent of the direction of the input and output. This means that the response of the system is equal for excitation and response [1]. Reciprocity is beneficial especially for multi-probed measurement systems, due to the reduced amount of measurements required.

$$Z = \frac{V_o}{I_i} = \frac{-V_o}{-I_i} \quad (1.7)$$

1.2 Trigonometry background theory

In this section trigonometric theory behind calculations for bioimmitance measurements is discussed. Later this theory is applied for digitally deciding the phase difference between signals.

1.2.1 Arctangent

For calculating the angle between sides of a triangle, arctan can be used.

Arctangent is the inverse tangent and thus converts the ratio between sides into the angle between them.

$y = \text{side}_{\text{opposite}}$ and $x = \text{side}_{\text{adjacent}}$

$$\tan\theta = \frac{y}{x}$$

$$\tan^{-1}\frac{y}{x} = \theta$$

With this formula, only the ratio between sides matter for the angle, and the polar quadrant is thus not specified. This is why in programming, atan2 is more often used. The formula of atan2 takes into account both the ratio and the sign of the sides [7]. This increases the range from $[-\pi/2, \pi/2]$ to $[-\pi, \pi]$, and is then able to depict the entire unit circle.

2-argument arctangent

Instead of only using the ratio to compute the angle, atan2 needs both of the cartesian coordinates, (x, y) and converts them to polar coordinates, (r, θ) . r is the **magnitude** of (x, y) , while θ is the angle between the point (x, y) and the plane.

$$x = r\cos\theta \quad (1.8a)$$

$$y = r\sin\theta \quad (1.8b)$$

$$r = \sqrt{x^2 + y^2} \quad (1.8c)$$

$$\theta = \arctan\left(\frac{y}{x}\right) \quad (1.9)$$

Equation (1.9) is not always accurate as it does not return the quadrant of the phase angle. For this reason it can be extended to atan2, covering more cases.

$$\text{atan2}(y, x) = \begin{cases} \arctan\left(\frac{y}{x}\right) & \text{for } x > 0 \\ \arctan\left(\frac{y}{x}\right) + \pi & \text{for } x < 0 \text{ and } y \geq 0 \\ \arctan\left(\frac{y}{x}\right) - \pi & \text{for } x < 0 \text{ and } y < 0 \\ \frac{\pi}{2} & \text{for } x = 0 \text{ and } y > 0 \\ -\frac{\pi}{2} & \text{for } x = 0 \text{ and } y < 0 \\ \text{Undefined} & \text{for } x = y = 0 \end{cases}$$

- Quadrant 1 if $y > 0$ or 4 if $y < 0$
- Quadrant 2
- Quadrant 3
- Between quadrant 1 and 2
- Between quadrant 3 and 4




Figure 1.3: Unit circle

1.3 FPGA design theory

This section discusses the background theory and design for several of the FPGA modules designed in this project as well as communication protocols, along with the reason for choosing these techniques.

1.3.1 Operations in FPGA

Certain operations spend more than one clock cycle to be performed [12]. This can cause bottlenecks in operating throughput or even loss of data.

If a system needs data from multiple sources this can cause them to 'arrive' at different times, this will cause errors in the calculations. In this subsection multiplication and division and how to align them in larger systems is discussed.




Figure 1.4: Timing diagrams of different dataflow problems

For many of these operations, turning *floating point* numbers to *fixed point* is necessary [12]. Reason being an integer's lowest non-zero value is |1|. Fixed point means turning a decimal number to an integer and is done by multiplying the decimal by a power of 2. This can greatly increase resolution without needing decimal numbers, where the resolution of the fixed point number is the inverse of 2^N . Lastly, the product will have to be divided by the same power of 2 in order to get the correct scale.

$$\text{integer} = \text{decimal} \cdot 2^N \quad (1.10\text{a})$$

$$\text{resolution} = 1/2^N \quad (1.10\text{b})$$

Common operation alternatives

Mathematical operations in FPGA are often resource or time intensive, because they often need many logic ports and intermediate results. Multiplication is performed in three clock cycles, while boolean operations such as AND, OR and XOR are implemented using combinatorial logic, which is asynchronous and is such considered to be instantaneous³. Division with an arbitrary number is especially difficult in FPGA and is thus not recommended. A common

³There is an Resistive-Capacitive (RC) timing delay between gate and interface, but for our purpose this is not considered as it does not increase the amount of clock cycles needed.

technique to achieve multiplication and division are left- and right- bit-shifting, respectively. However, one is constrained to a resolution of factor 2.

$$\frac{x}{2^N} = x >> N \text{ Right shift for division} \quad (1.11a)$$

$$y \cdot 2^N = y << N \text{ Left shift for multiplication} \quad (1.11b)$$

This means that if at all possible one should opt to divide or multiply with a power of 2. This is not always possible and it can then be an alternative for division to instead multiply with the fixed point number of the inverse value of the divisor.

Pipelining

Bottlenecks in a system can cause either loss of data or loss of performance, this is why pipelining is used. To ensure everything is synchronized, data is buffered in registers, making every path as long as the critical timing path. This results in higher throughput and a more stable system, this does however increase start latency, which often is negligible in a large or continuous system. Pipelining does not increase the operation speed of a single operation, but allows for higher throughput




Figure 1.5: Pipelining timing diagram

In order to quantify the performance of a pipelined design, the metric Mean Throughput per Cycle (MTPC) is used. MTPC is the amount of finished results per cycle on average, and the ideal pipelined system would have an MTPC of 1. The variable Cycles to Result (CtR) is the needed clock cycles from start to finished result. Number of pipelined results is N. This gives us the equation

$$\text{MTPC} = \frac{1}{\text{CtR} + \text{CtR}/N} \quad (1.12)$$

For the first operation a result will take as long time as without pipelining, but every subsequent cycle there will be a new value. Thus pipelining will see

most benefit in long running systems with high latency. This means that a low latency system will have an increase of resource usage for little to no throughput increase.

1.3.2 Direct Digital Synthesis

In order to perform measurements, analog waveforms need to be generated. To achieve this from the digital domain Direct Digital Synthesis (DDS) can be used. Different types of waves can be generated, such as sines, triangle- or square waves.

DDS can be used for analog waveform generation from digital logic and a DAC, its analog equivalent would be the Phase-Locked Loop (PLL). DDS is divided into three parts; deciding frequency, deciding phase and deciding amplitude.

Frequency Control Word

The Frequency Control Word (FCW) controls the frequency by deciding how much the Numerically Controlled Oscillator (NCO) will increment for each iteration. The control words are dependant on the system clock frequency, f_{sys} , the desired output frequency, f_{out} and the NCO vector length N .

$$f_{out} = \frac{FCW \cdot f_{sys}}{2^N} \quad (1.13a)$$

$$FCW = \frac{f_{out}}{f_{sys}} \cdot 2^N \quad (1.13b)$$

Numerically Controlled Oscillator

The NCO is the phase incrementer of the DDS. For each iteration the value of the FCW is added to the NCO, thus deciding how large phase jumps per step. The phase goes from 0 to 2π .

$$\text{nco}+ = \text{FCW} \quad (1.14)$$

Because the NCO is an oscillator `nco` will loop around to 0 when it overflows.

$$\theta \in [0, 2\pi] \quad (1.15a)$$

$$\text{nco}(\theta) = \text{nco}(\theta + 2\pi \cdot N) \quad (1.15b)$$

If this relation is not satisfied a phase drift will be introduced. Phase drift is an unwanted offset in the waves expected phase.

Phase-to-Amplitude Conversion

The phase from the NCO is used as an address for the desired sine amplitude from a table with sine values.

$$\sin_{Reg} = \text{sine_table}[\text{nco}]$$

Advantages and improvements

Advantages DDS has over its analog counterpart is better frequency agility, it can change frequency the instant the FCW is changed, both the frequency and phase is highly tunable, the last point also applies for the phase [13]. Increased vector length of NCO will increase the resolution, without having to increase the length of the output vector as only the top bits are used. This will however cause spurious truncation.

Disadvantages and how to avoid them

DDS also has a few disadvantages, because the frequency changes the instant the FCW changes, there is no smooth transition between the frequencies during a change, resulting in a period where the wave has to different frequencies. This change can happen at any time during the period.

Also, because of truncation in the `nco`, each period will not necessarily look the same.

A possibility for removing these problems are to manually reset the `nco` to 0 when the frequency changes and when the `nco` overflows.

1.3.3 CORDIC

COordination Rotating DIgital Computer (CORDIC) is a method of approximating various mathematical methods, such as generating sines, calculating amplitude [14]. For this system CORDIC was used to calculate the phase angle by calculating the atan2 (see eq. (1.9) for more details). Calculating the atan2 also gives us the magnitude, as a by-product.

$$\phi, \|Z\| = \text{atan2}(X_c, R) \quad (1.16)$$

This is performed by doing a binary search of the opposite side of the triangle with bit shifting, which results in easier calculations for the FPGA as explained in section 1.3.1.

This binary search works with a table of tan values where the angles range from 45° to 0° , meaning the maximum angle calculated can be $\approx 90^\circ$, if all angles are summed. These angles are not half the previous angle, but the inverse tan of the right shifted value. The most important part of the angle table is that the next value is between the previous and half of the previous.

$$\text{ang_table}[i] = \tan^{-1}(2^{-i}) \cdot \frac{180}{\pi} \quad (1.17)$$

Angle resolution is decided by the amount of elements in the table. These are turned to fixed point.

Calculating the new values of the sides and angle

$$X = X + (|Y| >> \text{loop_cnt}) \quad (1.18)$$

$$Y = \begin{cases} Y - (X >> \text{loop_count}) & \text{for } Y > 0 \\ Y + (X >> \text{loop_count}) & \text{for } Y < 0 \end{cases}$$

$$\theta = \begin{cases} \theta + \text{ang_table}[\text{loop_count}] & \text{for } Y > 0 \\ \theta - \text{ang_table}[\text{loop_count}] & \text{for } Y < 0 \end{cases}$$

Where `loop_count` is the loops of calculations performed. The max value of this is dependent on the vector length of the sides. When Y is 0 the rotations are complete. These operations are pseudo-rotations of the sides, where X increase in length for each iteration with a gain of

$$A_n = \prod_n \cos(\text{ang_table}[i]) = \prod_n \sqrt{1 + 2^{-2i}} \quad (1.19)$$

X needs to be multiplied with the inverse gain in order to get the magnitude.

$$\text{Magnitude} = X \cdot 1/A_n \quad (1.20)$$




Figure 1.6: Binary search vector shift, where `Shift i` is the pseudo-rotation from $i-1$ to i

1.3.4 Lock-in Amplifier

Lock-in amplification is a method of extracting a modulated signal of known frequency from a noisy environment [1]. It demodulates the signals by multiplying with a reference and filtering away the unwanted frequencies. This results in an amplifier with extremely narrow bandwidth, and is thus perfect for isolating/filtering out the wanted signal in a noisy environment [15], such as living tissue.

Lock-in Amplifiers (LIA) can be digital and analog, where the former are more flexible and precise, while the latter have lower power consumption and

higher frequency of operation [1]. Digital LIAs are composed of a demodulator and an averager.

The in-phase and quadrature (I/Q) parts are found by multiplying the signal with a reference signal of the same frequency or a 90° phase shifted reference signal respectively, and then averaged. These are the real and imaginary parts of the signal [1].

$$Inphase = \frac{V_{in}(\theta + \phi) \cdot \sin\theta}{2} \quad (1.21a)$$

$$Quadrature = \frac{V_{in}(\theta + \phi) \cdot \cos\theta}{2} \quad (1.21b)$$




Figure 1.7: Digital LIA block diagram

An input signal with a modulated frequency equal to the reference frequency will always yield a non-zero result for one of the reference phases, the other will be an output with double the frequency swinging around 0, therefore being filtered away, either with an averager because the average is 0, or a low-pass filter, typically implemented as a Finite Impulse Response (FIR) filter. Zeroing of signal will also happen with all other frequencies than the reference. This means that if the measured signal is perfectly in phase with either of the references, this average will also be the magnitude, and the phase shift will be either 0° or 90° . Transfer impedance and -conductance are the complex transfer functions between voltage and input, and thus needs both the magnitude and phase shift. Unless measuring over purely resistive systems this will not be the case and both components will have a contribution.

Quadrature amplitude modulation is also used in Quadrature Phase Shift Keying (QPSK) in digital communication [16]. It transfers data by phase shifting a constant frequency.

1.3.5 FIFO

A First In First Out (FIFO) buffer is a type of buffer behaving like a queue. It stores elements which are then able to be extracted later. Elements are written from one part and read from another, where pointers control where the next

element can be written to or read from. Like a queue new elements are written to the back and read from the front. In FPGA this can be used as a synchronization buffer or storage for vectors. For synchronizing between different clock speeds, the FIFO use the different clocks for read and write. The write and read pointers loop around and if one catches the other the buffer is either full or empty. The pointers are used as addresses for pulling or pushing data. Control inputs are read and write flag, and output flags are full and empty. Some systems also make use of almost full and almost empty, which signal when they are one step away. A FIFO can not be written to when full, and not read from when empty, as in the first case data would be overwritten before it is read, and in the latter nothing new would be read. This is to prevent overflow.

Table 1.1: FIFO control signals truth table

Full	Empty	Write enable	Read enable	Operation
0	0	0	0	Nothing.
0	0	0	1	An element is read, and read pointer is incremented.
0	0	1	1	An element is read and another is written, both read- and write pointers are incremented.
0	1	0	1	Nothing, as there is nothing to be read.
0	1	1	0	An element is written and the empty flag goes low.
0	1	1	1	An element is written and the empty flag goes low.
1	0	0	1	An element is read and the full flag goes low.
1	0	1	0	Nothing, as the buffer can not be written to when full.
1	0	1	1	An element is read and the full flag goes low.




Figure 1.8: FIFO Circular buffer concept

1.3.6 SPI

In order to control and communicate with the peripherals of the FPGA, a communication protocol is needed. In this subsection SPI is introduced and compared to a few other serial communication protocols, and we explain why SPI was ultimately selected.

Introduction

SPI is an interface for low-overhead, fast and parallel transfer of data to and from slave and master.

SPI is a standard popularized by Motorola in the 1980s. It is traditionally used with four wires; `sclk`, `ss/cs`, `miso` and `mosi`, but can be used with fewer. The `sclk` is the clock from master driving the slave. The `ss/cs` are respectively the slave- and chip select. `Miso` and `mosi` are the data transfer bits serially, meaning data is transferred by shift register. If data is only sent one way, such as in a Digital-to-Analog Converter (DAC), only one of the data lines are needed, making it a three-wire system.

Table 1.2: SPI wires

Wire	Use
<code>sclk</code>	System clock
<code>miso</code>	Master-in Slave-out Serial data from slave to master
<code>mosi</code>	Master-out Slave-in Serial data from master to slave
<code>ss</code>	Slave Select Select what slave(s) are active.

SPI has four modes of operation, depending on the two bits; `CPOL` and `CPHA`. `CPOL` is the SPI Clock Polarity Bit and selects either active high or active low clock.

`CPHA` is the bit used to select SPI clock format.

Table 1.3: CPHA and CPOL functionality

Value	CPHA	CPOL
0	Sampling occurs at odd edges of the SCK	Active-high clock. Idle state SCK is low
1	Sampling occurs at even edges of the SCK	Active-low clock. Idle state SCK is high




Figure 1.9: Timing diagram of SPI protocol from [9]

I²C

Inter-Integrated Circuit (I²C) is a serial communication bus with multi-master and multi-slave support. It has one data- (sda) and one clock-line (scl). Because it only has one data line, the address of slave needs to be part of the package, making it larger than SPI overhead and thus slower.




Figure 1.10: I²C package, figure from [10]

UART

Universal Asynchronous Receive Transfer (UART) protocol is a serial interface for full-duplex asynchronous transfer of data. It has 2 wires, one for transfer (tx) and one for receiving (rx). Because it has no clock line a start and stop of transaction is signalled with start and stop bits. This tells the receiver when to start and stop reading. However because of this, the transmitter and receiver need a common clock rate. It also has a parity bit which checks if the sent packet is equal to the received packet by counting the numbers of 1's in the packet [11].




Figure 1.11: UART packet data [11]

Comparison

Out of these interfaces, SPI is the fastest, though it has no acknowledge or parity bit. For output of a continuous wave this does not matter as streaming does not benefit from re-sending lost or broken data at a later date.

Table 1.4: SPI, I²C and UART comparison

Properties	SPI	I ² C	UART
Wires	4(downto 2)	2	2
Masters	Single	Multiple	Single
Slaves	Multiple	Multiple	Single
Duplex	Full	Half	Full
Synchronicity	Synchronized from master	Synchronized from master	Asynchronous
Acknowledge	No	Yes	Parity bit
Slave select	Enable signal	Address on data line	N/A
Data frame	Custom	8 bits, but can have several frames for each message	9 bits

1.3.7 Linear-feedback shift register

For simulation, randomization is used to efficiently test unpredicted cases. A Linear-Feedback Shift Register (LFSR) is a technique often used for pseudo-randomization, typically for numbers or noise sequences [17]. It is a shift register with an input that is a linear function of the previous state, typically done by XORing several of the bits, these bits are called the *taps* of the function. Not all taps provide the maximum amount of functions, i.e. $2^N - 1$ [17]. A seed of all 0's will never change the output as $0 \wedge 0 = 0$. An LFSR can easily be implemented in both hardware and software. In hardware an operation is performed each clock cycle as both shift and XOR are simple operations. As previously mentioned, a bit shift is a simple wire change in hardware, and an XOR operation is performed with the XOR port, making it fast and resource light.

Chapter 2

Methods

In this chapter the different FPGA modules in the digital system and their purpose, as well as the analog front-end and the setup of testbenches, is described.

2.1 FPGA Implementation

In this section the different FPGA modules made for this project is explained, in order of dataflow.

The board used in this project is TUL Pynq-Z2 with the Xilinx Zynq-7020 FPGA. Among the Input-Output (I/O) peripheral types it contains are Ethernet, Peripheral Module (PMOD) and Raspberry Pi headers to name a few. This makes the board very useful for connectivity. Pynq boards are unique in that they can run Python code, and even the bitstream can be loaded, meaning digital logic on the FPGA can be programmed through Python. Another advantage of this board was the PMOD ports. These are generic peripherals for many different types of connections and interfaces, making prototyping more trivial. In the case of this project they were used for connecting Digital-to-Analog Converter (DAC) and Analog-to-Digital Converter(ADC) with the Serial Peripheral Interface (SPI).

With it's 3.3 V, 5 V and ground ports, it is able to ground and supply an analog front-end.




Figure 2.1: Abstracted block diagram of DDS and DSP system

The FPGA system is made as modular as possible to enable adding of new functionality and changing variables such as frequencies, electrodes etc. This makes testing different setups easier and it also allows for others to use the same system in the future.

2.1.1 Clocking

The SPI **sclk** for the converters are derived from the PL clock. The DAC can operate up to 50 MHz while the ADC can operate up to 20 MHz. In both these cases the clock divider is

$$\text{sclk} = \frac{\text{clk}}{2 \cdot N_{div}} \quad (2.1)$$

Where $\text{clk} = PL_{clk} = sys_clk$ The 2 from the equation comes from the fact that the division counter can only increase on each rising edge of the **clk**, this means that a clock can only be divided by an even number, if not the ADC **sclk** would be divided by 5 instead of 6, thus making use of the entire frequency capacity of the ADC.

The Processing System (PS) clock is a variable clock which can be changed at any time in Jupyter Notebook.

Table 2.1: Clock division

	N_div	sclk
System Clock	N/A	100 MHz
DAC	1	50 MHz
ADC	3	16.67 MHz




Figure 2.2: Clock tree

2.1.2 Electrode Master

The task of the **Electrode Master** module is to perform an electrode sweep for all frequencies. It is a two-electrode measurement with one input channel and another output channel. Because of reciprocity for each new input channel the max channel of the output channel is decreased by one, where the max channel is the number of electrodes, saving half of the measurements. After the electrode sweep for a frequency is done it increments to the next frequency.




Figure 2.3: Electrode change

Table 2.2: Simplified Electrode Master I/O

Direction	Signal	To/from
Output	FCW	Phase Accumulator
Output	MUX control signals	Analog front-end

Algorithmic State Machine (ASM) diagram can be found in Appendix, fig. [A.1](#). Timing waveform of electrode and frequency iteration can be found in Appendix, fig. [B.1](#).

2.1.3 Phase Accumulator

The **Phase Accumulator** outputs the in-phase (sine) and quadrature-phase (cosine) based on the frequency from the **Electrode Master**. It does this by getting the FCW from a table using the frequency as the index and adding it to the nco as explained in eq. [\(1.14\)](#)

The SPI system clock for the DAC is 50 MHz, the length of the NCO is 32 bits and the desired output frequencies are 1 kHz to 10 kHz. According to eq. [\(1.13\)](#) this yields

$$FCW = \frac{f_{\text{sine}}}{f_{\text{DAC}}} \cdot 2^{N_{\text{NCO}}}$$

Where f_{sine} ranges from 1 kHz to 10 kHz, f_{DAC} is set to 50 MHz and the number of bits in the NCO is set to 32 bits.




Figure 2.4: Diagram of implemented Phase Accumulator

The `nco` has 2^{12} values, giving a phase length of $2\pi = 4095$. It is converted to a fixed point vector of 32 bits for increased phase resolution. This means that at certain frequencies one step does not necessarily change the phase. The `nco` of the sine starts at phase 0, while the cosine starts at one fourth of the highest phase value, $4096/4 - 1 = 1023$. This creates the phase shift of 90° .




Figure 2.5: NCO jump length

Table 2.3: Simplified Phase Accumulator I/O

Direction	Signal	To/from
Input	FCW	Electrode Master
Output	nco of sine	Sine table
Output	nco of cosine	Sine table

2.1.4 Sine table

The sine table is a PAC and takes the phase from the phase accumulator and uses this as address in the SIN LUT, and outputs the sine amplitude. The LUT has $2^{12} = 4096$ indices, where this number is the full phase, it is also possible to have one half phase, or just one quadrant if one uses more logic, this could have been done with CORDIC. As the exchange of memory space versus logic would be negligible in this system the more trivial solution was chosen.

Table 2.4: Simplified Sine table I/O

Direction	Signal	To/from
Input	nco of sine	Phase Accumulator
Input	nco of cosine	Phase Accumulator
Output	sin	DAC and DSP
Output	cos	DSP

2.1.5 SPI

The two SPI controllers used have a few key differences. Both only use one-way dataflow, but the SPI to the DAC has one data-channel, and the ADC has two data-channels. Otherwise only the timing and sclk frequencies are different.




Figure 2.6: SPI diagrams

DA4 and AD1 are the PMODS for the DAC and ADC, respectively.

2.1.6 Lock-in Amplifier

The lock-in amplifier is implemented in this system to extract the real and imaginary parts of the applied signal over a load.




Figure 2.7: Diagram of LIA implementation

Implementation

Since the signals sent from and sampled in the DAC and ADC can only be positive values, both the reference frequencies and measured signal will be an unsigned value from 0 to 4095. To ensure that other frequencies have an average of 0, the signals are digitally level-shifted from the middle-value of $4096/2 - 1 = 2047$, down to being centered around 0, giving us an output swing of 0 ± 2047

The averager accumulates the calculated signals, and after 10^5 clock cycles the sums are multiplied with a gain of 1.31¹ before being right bit-shifted with 17 bits, i.e. divided by 2^{17} . The amount of clock cycles are derived from the relation between the (lowest) frequency of interest, $f_{sig} = 1\text{ kHz}$, and the system frequency, $f_{clk} = 100\text{ MHz}$.

$$\text{mean} = (\text{sum} \cdot 1.31) \gg 17$$

The gain is the ratio between bit shift and the amount of summations per averaging.

$$A = \frac{2^{17}}{10^5} = 1.3107$$

This essentially divides the sum over 10^5 .

Table 2.5: Simplified Lock-In Amplifier I/O

Direction	Signal	To/from
Input	Measured signal	ADC
Input	<code>sin</code>	Sin table
Input	<code>cos</code>	Sin table
Output	Averaged in-phase	CORDIC
Output	Averaged quadrature	CORDIC

¹This gain is converted to fixed point with a resolution of 2^{14}

2.1.7 CORDIC

The CORDIC calculates the angle and magnitude of the averaged `inphase` and `quadrature` signals from the LIA, referred to as X and Y for the rest of the section, respectively.

Section 1.3.3 explains how the pseudo-rotations are performed, as well as the gain of the magnitude and calculation of `ang_table`. The main difference in implementation, in relation to the theory, is that the signs of inputs are stored and only the absolute values of them are used for rotations. These Most Significant Bit (MSB) signs are used after the rotations in order to offset the angle to correct quadrant. It also starts by checking if either X or Y are 0. If X is 0 the angle is $|90^\circ|$, and if Y is 0 the angle is either 0° or 180° according to the sign. The magnitude is the non-zero side, with no gain as it has not been rotated.

Table 2.6: CORDIC FSM states

State	Operation
Idle	Waits for start strobe before buffering inputs
Load	Stores the MSB of the inputs before removing them from the inputs
Check	Checks and handles corner cases, that is if X or Y are 0 jumps to Scale if this is the case.
Calc	Performs the pseudo-rotations as described in section 1.3.3
Scale	Scales the magnitude with a gain A_n according to the amount of rotations performed. The angle is offset according to the sign of the inputs, stored from the Load state
Result	Outputs the angle and magnitude and sets done strobe high.

Table 2.7: Simplified CORDIC I/O

Direction	Signal	To/from
Input	Averaged in-phase	Lock-in Amplifier
Input	Averaged quadrature	Lock-in Amplifier
Output	Angle	Written to file
Output	Magnitude	Written to file

The ASM diagram is in Appendix, fig. A.2

Resolution

The angles in `ang_table` are turned to fixed point numbers by a factor of 2^7 . Angle resolution is then according to eq. (1.10b)

$$2^{-7} = 7.8125^\circ \cdot 10^{-3} \quad (2.2)$$

2.1.8 IP

This subsection describes the different Xilinx Intellectual Properties (IP) used. An IP is proprietary code from the distributor. Vivado² block diagram of the system can be found in fig. A.3

²Vivado is a design suite used for generating FPGA hardware files from HDL

Direct Memory Access

Uses a Xilinx Direct Memory Access (DMA) IP in the block diagram to connect to Jupyter and transferring the data. It has write-only channels. The FPGA only has 4 DMAs for the PL so multiple signals are sent through the same DMAs. As with the rest of the block design, the DMA runs at 10 MHz. To make the most out of each DMA different signals are concatenated and sent together.

Table 2.8: DMA data overhead

DMA					
0	Button	Electrode in	cos reference	sin reference	
1	FCW	Electrode out	xn[1]	xn[0]	
2			Quadrature mean	Inphase mean	
3			Angle	Magnitude	

Integrated Logic Analyzer

For internal probing of the signals, the Vivado Integrated Logic Analyzer (ILA) IP was used. This is a probe that is physically implemented on the FPGA and thus has a certain resource usage [18]. These probes are useful for debugging. ILA is mostly beneficial during early prototyping and development stages, however when the system is near finish, the IP can, and should, be removed if the additional (logic) are required for other digital blocks in the FPGA.

2.2 FPGA Hierarchy

This section focuses on the connection between the different modules.

The three main parts of the system connected by the top module is the DDS module for generating the reference waves, the DSP for sampling and performing operations on the measured data and the packages, which store commonly used data.




Figure 2.8: Coarse partition of system hierarchy




Figure 2.9: System hierarchy of implemented PL modules

2.2.1 Packages

In VHDL one can make special package files for packaging data which is used in several modules, it can be compared to a library or header in other languages. These packages can among other things include constants, types functions and procedures³. In the case of this system the two first are used. Constants that are used in multiple modules are packaged together. This allows for changing these values without editing the source code. The sine wave is stored in an array in a package. One package stores all the constants for sizes, such as number of electrodes, array length and vector length. There is also a timer package for comparing counter to the amount of cycles taken for each frequency to reach to periods.

Table 2.9: Packaged constants

Package	Constant	Size	Description	Use
array_pkg	vector_length	12	Most used vector length	Used for generated sines, sampled signals and more
array_pkg	Electrodes	8	Amount of electrode channels	Used in the <code>electrode_master</code> module, for knowing the maximum amount of electrodes as well as for generating more DSP components
array_pkg	adc_array	12x2 array	2-dimensional array for adc samples	Array for the sampled signals from each ADC channel
sine_wave_pkg	C_sin_table	4096x1 Array	Array of amplitude values of the sine for one period	Used in Phase to Amplitude conversion

2.2.2 DDS

The DDS module connects the Phase Accumulator with the sine table, where the NCO output from the Phase Accumulator is the phase address in Sin table. The PA increments the NCO by an amount from the frequency table, which is chosen from the Electrode Master. This frequency table is calculated from the clock frequency and desired frequency.

2.2.3 DSP

Because of the FPGA's ability to parallel process, each of the electrode channels have their own instantiated DSP component. This makes it possible to increase the amount of electrodes without increasing processing time at the cost of more resource usage. Changing the number of electrodes in the code is as easy as changing the number in the package.

The LIA multiplies the input signal with sine and cosine references according to desired frequency. DC and phase shift is calculated in the CORDIC before the measured and processed signals are written to files in Jupyter Notebook.

³Everything that can be stored in packages; constants, types, subtypes, functions, procedures, attributes, components, aliases and files [12]

2.2.4 I/O




Figure 2.10: PYNQ I/O

Table 2.10: I/O table, function from left to right

Route	Type	Function
1	Phy	Ethernet PHY Micro usb connection Power switch Power supply
2	Switch	tx reset
3	Arduino ports	MUX controls
4	SD	SD
5	LEDs	LEDs
6	Buttons	Start measurement Keep frequency Increase frequency Decrease frequency
7	PMOD	PMOD ports

2.2.5 Jupyter notebook

From Pynq the overlay and DMA libraries are used to program the FPGA and gather the data. `.bit`, `tcl` and `hwh` files are used for this. A function is made to read the data from the DMA buffers, splitting these into the appropriate vectors and then writing them to a `csv` file for EIDORS imaging in MATLAB.

2.3 Analog front-end

In order to measure on a unit under test (UUT), like a tissue, an analog front-end is needed. This is for deciding what channels to use for in-signal and measurements, for amplification of the signal and for getting a proportional voltage reading of the current.




Figure 2.11: Simplified analog Front-end

2.3.1 Transimpedance Amplifier

A transimpedance amplifier is used in the analog front end for measuring the current over a circuit. It is a current to voltage amplifier, meaning the resulting voltage will be proportional to the current across the UUT multiplied by the gain from the feedback resistor [19]. This gain can be too large compared to the input range the Operational Amplifier(OpAmp) or the specifications of the DAC, if the resistance of the UUT is sufficiently small. For this reason an input resistor is used, turning the gain from R_f to $\frac{R_f}{R_{in}}$.




Figure 2.12: Transimpedance Amplifier

2.3.2 MUX

The MUXes used are SN74CB3Q3251 [20] from Texas Instruments. They are soldered on the TSSOP-DIP socket adapters for jumper pin connections. Output signal from the DAC is demuxed from one channel to eight. The Electrode Master module counts which electrodes are used and the control signals are sent to both the DEMUX and MUX. The MUX takes the signals from all of the electrodes and sends the signal from the active one to the ADC. They have a switching speed between channels of 20 MHz.

2.3.3 DAC

The DAC consists of a PMOD DA4 with the AD5628-1 chip. It uses a three-wire SPI protocol with an `sclk` of 50 MHz. It has 8 output channels, which are chosen by `curr_in` from `electrode_master` and used as `addr` in the spi controller. Only one channel can be used at a time. The voltage output ranges from 0 V to 2.5 V.

2.3.4 ADC

The ADC consists of a PMOD AD1 with two AD7476A chips, making it dual-channel, meaning the SPI-protocol has to be adjusted for two channel MISO. `Sclk` is $\frac{100 \text{ MHz}}{6} = 16.67 \text{ MHz}$ as the maximum frequency of the converters are 20 MHz [23]. This sampling rate could be achieved with a system frequency of 120 MHz, but for simplicity's sake it is kept at 100 MHz. As the DAC would then have a clock speed of 60 MHz, exceeding the max frequency of 50 MHz. The voltage input ranges from 0 V to 3.3 V.

2.3.5 Resolution of converters

The sine output over the electrodes and the measured signal from the electrodes are both 12 bits.

Voltage resolution

$$\begin{aligned}\text{DAC: } 1 \text{ LSB} &= \frac{2.5 \text{ V}}{4095} = 610 \mu\text{V} \quad [22] \\ \text{ADC: } 1 \text{ LSB} &= \frac{3.3 \text{ V}}{4095} = 806 \mu\text{V} \quad [23]\end{aligned}$$

Temporal resolution

DAC: `sclk` = 50.00 MHz @ 33 cycles per transaction \Rightarrow 1.515 MHz

ADC: `sclk` = 16.67 MHz @ 17 cycles per transaction \Rightarrow 981 kHz

From eq. (1.1), highest theoretical frequency measured without aliasing can be found as

$$\text{samples per period} = \frac{\text{lowest temporal resolution}}{f_{max}} \quad (2.3a)$$

$$f_{max} = \frac{\text{lowest temporal resolution}}{12} = \frac{981 \text{ kHz}}{12} = 81750 \text{ Hz} \quad (2.3b)$$

Throughput

Per channel:

DAC: $12 \cdot 1.515 \text{ MHz} = 18.18 \text{ MBPS}$

$$\text{ADC: } 12 \cdot 981.0 \text{ kHz} = 11.77 \text{ MBPS}$$

Table 2.11: Specifications of converters

Property	DAC	ADC
Clock	50 MHz	16.67 MHz
Channels	1	2
Max Voltage (V)	2.5	3.3
LSB (μV)	610	806
Cycles per Transaction	33	17
Temporal resolution (MHz)	1.515	0.981
Throughput per channel (MBPS)	18.18	11.7

The ADC has two channels, effectively doubling throughput, but only one is used for measurements, the other is for the reference output from the DAC.

2.4 Test setup

Testing of the digital system is done with simulation, verification in ILA, and analog measurements over UUT. The data are also post-processed in MATLAB. To ensure proper behaviour of the system a few things need to be in place. The DDS generated waves need to have deterministic phase, i.e. no noticeable drift, and need to output the expected frequency. Demodulation input and averaging to zero the unwanted parts of the signal needs to be performed in LIA. The CORDIC need to calculate DC and phase shift with an acceptable resolution.

2.4.1 Simulation

When verifying signals internally under ideal circumstances, simulation is used as a way to ensure the testing is only based on the system itself and no external interference.

Simulating does however need some time for creating a testbench, and the simulations themselves are slow and resource intensive, meaning one can not simulate everything when dealing with larger systems. This is where randomization and edge cases come in. Usually, for verification, it is most interesting to simulate where the system is most likely to fail. This saves on simulation time, and can be done by randomizing input data around edge cases, such as minimum and maximum values.

For compiling and simulating VHDL, the software used was **GHDL**. **GTK-Wave** was used for displaying waveforms from simulations. They are both open-source software, as opposed to the proprietary **ModelSim**. The Makefile for compiling and running simulations can be found in listing E.1

To test the system without analog measurements a testbench was made with LFSRs for randomizing input for the simulated electrodes. A weighted test is

made for randomized gain, phase shift and noise of the input. One can choose to omit the randomization of any of these parameters, and instead set them manually. The testbench writes the output results to tables for imaging in MATLAB.

LFSR

The LFSRs used for randomization was 8 and 12 bits. The taps used for full length was

$$8\text{-bit: } x^8 + x^6 + x^5 + x^4 + 1$$

and

$$12\text{-bit: } x^{12} + x^{11} + x^{10} + x^4 + 1$$

They are referred to as LFSR8 and LFSR12.




Figure 2.13: Implementation of LFSR with taps

Seeds

A table of 8 seeds is made and used as start values for the different LFSRs. The values are 12 –bit. The first value is 27 and they increase by one for each value.

Noise

For adding noise to the signal two LFSR8 where used; one for adding to the sine and one to subtract from the sine. To reduce logic for avoiding overflow, the subtraction was done first, then the addition is done. The maximum and minimum values of the result is 4095, and 0, respectively, if the noise were to exceed this range, the values are truncated.




Figure 2.14: Noise process

Phase shift

A LFSR12 is used to randomize the phase shift of the sine, this phase is added to the phase from the Phase Accumulator and sent to the PAC.

Dampening

After the noise and phase shift, the signal is dampened, to simulate loss of signal. A LFSR12 is used to randomize this value. Subtracting the dampening value from the signal is the final step of the randomization.




Figure 2.15: Diagram of randomized testbench

2.4.2 Verification in ILA

An ILA IP was used for benchmarking the different characteristics of the system. In order to get the phase offset from a wave it is generated to it is processed in the Lock-in Amplifier. The DAC output is sent directly to the ADC and both the reference and input to Lock-in Amplifier is sampled in the ILA. From this the achievable LSB resolution and voltage range of the samples can also be calculated.




Figure 2.16: Block design of ILA measurements

2.5 Measurement setup

Generated signal from DAC is sent to a resistor in series with the TIA with a gain of

$$|A_v| = \frac{R_f}{R_{in}} = 1997/1949 = 1.0246$$

This is to measure on a more ideal setup, as a step between verification and "real" measurements.

2.5.1 Calibration

For testing and calibrations measurements were made over known resistors. These were at 10Ω to 3000Ω . This was done by simply applying the voltage from the DAC to a resistor of known resistance and then amplifying the resulting current in the transimpedance amplifier before the results are sampled in the ADC.

2.6 Post-processing

The different characteristics are written from the FPGA to csv tables. These are read in MATLAB for further processing and imaging. Such processing include scaling and turning fixed point numbers into floating point. Scaling include gain from TIA, and the ratio between LSB of the converters.

$$\frac{3.3}{2.5} = 1.32$$

For generating EIT images, the EIDORS library were used.

2.6.1 EIDORS

To set up the EIT imaging in EIDORS one first need to make a model of the data. This includes shape of the system, number of electrodes, position and stimulation pattern, i.e. which electrodes (channels) are used for stimulation and for measuring. Images are then made by solving this model for the reference data (a homogeneous model) and the stimulation data.

In this thesis two different types of measurements are used, where one is modulated in post, and the other by the analog front-end, from now on referred to as *post modulated* and *analog modulated*, respectively.

The homogenous model of the post modulated measurements is the internal DDS sine reference, and the stimulated results are the ADC sampled sine multiplied with 4 different gains to simulate 4 channels.

For the analog modulated, the homogeneous model was the measurements from TIA with no load, and the stimulated data channels were the different resistors.

Chapter 3

Results

This chapter describes measurements and calculations made with the digital system, along with timing and resource usage.

3.1 Verification and simulation

3.1.1 DDS

To quantify the determinism of the sines generated from the DDS, the phase drift (described in section 1.3.2) was calculated. This was performed by generating continuous sines for the different frequencies, windowing each of the periods, and then finding the sample where the amplitude crosses the swing DC, in this case `Amplitude/2 = 2047`.

A drift of 2 samples per 500 kS is measured, which is every 5 ms. At 1 kHz this is every 5th period, and for 10 Hz it is for every 50th period. The drift is

$$\frac{2}{500000} \cdot 360^\circ = 1.44^\circ \cdot 10^{-3}$$

3.1.2 CORDIC

To get the correct DC and phase shift values from the Lock-In Amplifier it was important to make sure the CORDIC behaved properly. The simulated data was compared with MATLAB results of the same input

Table 3.1: Table over CORDIC edge cases

Inputs		CORDIC outputs		MATLAB calculations	
X	Y	Magnitude	Angle	$\sqrt{X^2 + Y^2}$	$\text{Atan2}(Y, X)$
0	0	0	0°	0	0°
2048	0	2048	0°	2048	0°
1024	0	1024	0°	1024	0°
-256	0	256	180°	256	180°
-127	0	127	180°	127	180°
0	2048	2048	90°	2048	90°
2048	2048	2896	45°	2896.309376	45°
1024	2048	2290	63.476 562 5°	2289.733609	63.4349°
-256	2048	2063	97.140 625°	2063.937984	97.1250°
-127	2048	2051	93.531 25°	2051.933966	93.5485°
0	1024	1024	90°	1024	90°
2048	1024	2290	26.523 437 5°	2289.733609	26.5651°
1024	1024	1448	45°	1448.154688	45°
-256	1024	1057	104.015 625°	1055.51504	104.0362°
-127	1024	1030	97.0625°	1031.845434	97.0699°
0	-256	256	-90°	256	-90°
2048	-256	2065	-7.140 625°	2063.937984	-7.1250°
1024	-256	1055	-14.015 625°	1055.51504	-14.0362°
-256	-256	323	-135°	362.038672	-135°
-127	-256	285	-116.234 375°	285.7708873	-116.3857°
0	-127	127	-90°	127	-90°
2048	-127	2055	-3.570 312 5°	2051.933966	-3.5485°
1024	-127	1032	-7.0625°	1031.845434	-7.0699°
-256	-127	287	-153.804 687 5°	285.7708873	-153.6143°
-127	-127	160	-135°	179.6051224	-135°




Figure 3.1: The difference between angle calculated with atan2 in MATLAB and with CORDIC

3.1.3 Known parameters

In this subsection signals with known frequency and phase is sent as inputs for the DSP system. This is done in order to verify that the digital system is able to reject the unwanted frequencies without affecting the wanted frequency.

The following tables describe the CORDIC calculated phase shift and magnitude of I/Q signals from the digital LIA in relation to the reference frequency. The magnitude is a purely numerical value in simulations. Frequencies from 1 kHz to 10 kHz are tested.

Table 3.2: 1 kHz sine input

Reference frequency (kHz)	Magnitude	Phase difference
1	259	0.0078125°
2	1	-135°
3	1	-135°
4	1	-135°
5	1	-135°

Table 3.3: 2 kHz sine input

Reference frequency (kHz)	Magnitude	Phase difference
2	259	0.0078125°
4	1	-135°
6	1	-135°
8	1	-135°
10	1	-135°

Table 3.4: 4 kHz sine input

Reference frequency (kHz)	Magnitude	Phase difference
2	-1	-135°
3	-1	-135°
4	255	88.6953125°
5	-1	-135°
6	-1	-135°
8	-1	-135°
10	-1	-135°

Table 3.5: 8 kHz sine input

Reference frequency (kHz)	Magnitude	Phase difference
2	-1	-135°
4	-1	-135°
6	-1	-135°
8	256	17.1328125°
10	-1	-135°

Table 3.6: 10 kHz sine input

Reference frequency (kHz)	Magnitude	Phase difference
2	-1	-135°
4	-1	-135°
6	-1	-135°
8	-1	-135°
10	261	158.179 687 5°

Magnitude deviation of known parameters: 2.2989 %

Input signal of 1 kHz phase shifted with 45°

Table 3.7: 1 kHz phase shifted 45° input

Reference frequency (kHz)	Magnitude	Phase difference
1	255	45°
Others	1	-135.898 437 5°

3.1.4 Randomization

In this subsection the result from different randomized parameters is shown, where the testbench is setup according to fig. 2.15.

The LFSR randomized noise repeats after 4096 clock cycles. This noise is added to an input signal before being processed in the LIA.





Figure 3.2: Applied pseudo-noise from LFSR

Sine of 2 kHz with randomized noise


A 2 kHz input sine with applied randomized noise was sent to the DSP block.

Table 3.8: 2 kHz noisy sine input

Reference frequency (kHz)	Magnitude	Phase difference
1	1	-135°
2	258	-135.898 4375°
3	1	-135°
4	1	-135°
5	1	-135°



(a) 2 kHz input sine along with reference signals from 1 kHz to 3 kHz. These are the inputs of the LIA



(b) 2 kHz input sine along with output waves demodulated from 1 kHz to 3 kHz reference. The I/Q waves are the inputs to the averager in the LIA

Figure 3.3: 2 kHz noisy input sine

These figures show a frequency sweep of the reference from 1 kHz to 3 kHz. The input is a 2 kHz sine with applied noise. The first figure show the input in relation to the reference, and the second show the input in relation to the I/Q output products from the demodulation in LIA. When the reference does not have equal frequency to the input, the I/Q signals have a magnitude of 0.

3.1.5 ILA

This subsection discusses the characterization of signals sampled with the ILA. Results are obtained by sampling the output from the DAC directly in the ADC, as shown in fig. 2.16. The frequencies used are 1 kHz, 5 kHz and 10 kHz

3.1.5.1 Period

Checks the period of the reference and synthesised waves, finding the sample where the amplitude crosses the swing DC with the same technique as in section 3.1.1, but for a slightly different purpose, finding the frequency instead of the phase.

Table 3.9: Samples per period of wave, with a sampling rate of 100 MHz

Wave	Samples per period	Actual frequency
Reference (1 kHz)	100000	1000 Hz
Synthesized (1 kHz)	100065	999.35 Hz
Reference (5 kHz)	20000	5000 Hz
Synthesized (5 kHz)	Every other 20055 or 19950	4986.29 Hz to 5012.53 Hz
Reference (10 kHz)	10000	10 000 Hz
Synthesized (10 kHz)	9975 and every fourth is 10080	9920.63 Hz to 10 025.06 Hz

Converters

The ADC samples ground, an inactive channel from the DAC as well outputs of 0 and 4095, where these numerical values represent 0 V and 2.5 V. Because the DAC and ADC have different LSB values (described in section 2.3.5), the sampled values are scaled by 1.32. These measurements are done in order to measure noise floor.

Table 3.10: ADC measurements

Input	Sampled	Scaled sample (1.32)	DC (V)
Ground	0	0	0
DAC: off	0	0	0
DAC: 0	4 or 5	5.28 or 6.6	3.2 m or 4 m
DAC: 4095	3097 or 3098	4088.04 or 4089.36	2.4961 or 2.4970

Voltage range


This table shows the lowest and highest voltages of the sampled signal, as well as the root-mean square of them, in order to compare with DC noise measurements.

Table 3.11: Sampled input characteristics


Frequency (kHz)	Min value (V)	Max value (V)	RMS (V)
1	3.2 m	2.4941	0.8807
5	4.8 m	2.4949	0.8804
10	6.4 m	2.4941	0.8795

Sampled signal


The following figures show the difference between the digital sine reference and the sampled output wave.



(a) 1 kHz



(b) 5 kHz



(c) 10 kHz

Figure 3.4: Digital DDS sine ref, and DAC to ADC sampled reference. Sampled for 1.31 ms

3.2 Measurements

3.2.1 Transimpedance Amplifier

Measuring over the TIA without any load and with 10Ω , 984Ω and $3k\Omega$, set up as fig. 2.12. The measured signals' phase shift are calculated in CORDIC. Ideal resistive circuits do not apply any phase shift, and the calculated phase will then only be from the system itself.

Table 3.12: Phase shift at different loads

Frequency (kHz)	Phase (°), no load	Phase (°), 10Ω	Phase (°), 984Ω	Phase (°), $3k\Omega$
1	-27.7266	-26.5234	-27.4141	-27.66414
2	-27.4141	-27.414	-27.4141	-27.6641
3	-27.4141	-27.4141	-27.4141	-27.6641
4	-27.6641	-27.6641	-27.6641	-27.3984
5	-27.6641	-27.6641	-27.6641	-27.3984
6	-27.6641	-27.6641	-27.6641	-27.7266
7	-27.7266	-27.7266	-27.7266	-27.7266
8	-27.7266	-27.7266	-27.7266	-27.7266
9	-27.7266	-27.7266	-27.7266	-27.7266
10	-27.7266	-27.7031	-27.7266	-27.7266
Standard deviation (σ)	0.01252	0.3711	0.1222	0.1316
Variance (σ^2)	0.0157	0.1377	0.0149	0.173

3.3 EIDORS

In this section different EIDORS generated images is shown. These are generated from the measured voltage of each channel, and show the resistivity in measurements.






Figure 3.5: EIDORS generated images of the post modulated data


Where the images from top left to bottom right are the waves sampled and multiplied with a gain of 0.5, gain of 0.6, 0.78, 0.58. They are measured in relation to the DDS reference.



(a) 1 kHz



(b) 5 kHz



(c) 10 kHz

Figure 3.6: EIDORS generated images of the analog modulated channels with, from top left to bottom right, no load, 10 ohm , 984Ω and $3\text{k}\Omega$ at different frequencies

Chapter 4

Discussion

In this chapter the results from the previous chapter is discussed. This includes notable flaws and or advantages with the system as well as comparing it to similar projects. Finally there is a conclusion of the project describing future work and remaining challenges.

4.1 Verification and measurements

4.1.1 DDS

After every 5 ms the phase drifts an insignificant amount. This does not matter both because since the reference are synchronous the relative phase between them will stay the same. Also because it is smaller than the theoretical angular resolution of CORDIC it is then negligible.

$$\frac{7.8125^\circ \cdot 10^{-3}}{1.44^\circ \cdot 10^{-3}} = 5.4253 \quad (4.1a)$$

$$\text{time until noticeable drift} = 5 \text{ ms} \cdot 5.4253 = 27.1267 \text{ ms} \quad (4.1b)$$

The phase has to drift over 5 times before the CORDIC is able to notice the difference.

If however, this difference was a problem it could be resolved by resetting the phase between each period. The reason behind this phase drift is probably because of truncation in the nco. Small rounding errors eventually accumulates enough to be noticeable.

The sampled frequencies are not accurate with the reference frequency. This error increases along with the frequency, and is likely created by the converters.

The ADC has a throughput of 98 samples at 10 kHz, thus satisfying the anti-aliasing sampling requirement of 12 samples.

4.1.2 CORDIC

For edge cases, both the magnitude and angle is the same as the reference calculations. This is because these values are set directly and not calculated, as

explained in section 2.1.7.

Phase

The CORDIC angle had a theoretical resolution of $1/2^7 = 7.8125^\circ \cdot 10^{-3}$ as explained in eq. (2.2). This resolution is not always feasible, but the resolution is already limited by the converters and LIA so the achieved angular resolution is more than enough for the purpose of this system.

Magnitude

Round-off errors are prevalent in the magnitude calculations. Due to hardware limitations the magnitude is converted from fixed point to float in the FPGA, by a power of 12, thus introducing a lower resolution. A solution for this could be to only right bit-shift the magnitude enough to still be within limitations, a power of 2 is enough. This will greatly increase magnitude resolution.

4.1.3 Known parameters

For the pure sine wave only the exact frequency yields any result. All the other frequencies are averaged away.

It is however interesting to notice that for averaged inphase and quadrature data from the LIA of zero mean waves the results are often -1 . This is probably an artifact of the method used for division in the module. Because they are not divided, but multiplied with a gain and right bit-shifted, the most significant bit (MSB) will remain. This is the sign of the number, and the result will then be -1 instead of 0 . This affects the angle results by being -135° instead of 0° . Two equal sides of a triangle will always return 45° , when only accounting for the first quadrant, but the CORDIC takes polarity into account and the angle is then calculated as

$$45^\circ - \pi = -135^\circ$$

This also affects the correct frequency. The quadrature side is -1 . Because of this the CORDIC will not notice this as an edge case, and will rotate until the quadrature side is 0 , where it will then apply the quadrant shift from the MSB of the quadrature mean. This could be fixed with checking if the averaged absolute value is 0 , and if this is the case 0 is returned instead of -1 .

4.1.4 Noisy simulation

Because the frequencies of the reference are changed sequentially, the input sine is not in phase with the reference sine, but lags behind with about -135° . The reason for this is when the frequencies change this can be in the middle of a phase and the reference will become phase shifted. This would not happen in the system where the applied frequency changes at the same time as the reference frequency, they would then keep the same relation between phase, and is therefore not a problem for the system in practice.

As we can see, the system still extracts the desired frequency even in a noisy environment.

4.1.5 EIDORS

Both EIDORS measurements behave similar with the more impeded measurements showing as darker in the images. Darker color means higher relative difference, i.e. more impedance, than the reference model.

Each of these channels only have one fixed resistance, but the circular model was made to illustrate the potential of EIT. If a system where the impedance was geometry dependent was used the images would be less symmetrical.

4.1.6 Measurements

It seems that $\approx -27^\circ$ is the phase difference from the sine is generated digitally in the DDS to the sampled signal reaches the LIA. This becomes the phase offset, due to converting time and data path in the system.

4.1.7 Analog Front-End

The I/O of the DAC and ADC behaved as expected with correct resolution and range. Noise floor was measured to be between 3.2 mV and 4 mV. This difference is due to the ADC having an LSB of 806 μ V, while the DAC has 610 μ V. LSB_{DAC} is different than LSB_{ADC} meaning a quantization error will occur¹.

The noise floor increases with higher frequency, where at 5 kHz it is multiplied with 1.5 and at 10 kHz it is doubled.

The OpAmp however was unstable and should probably have a decoupling capacitor [24]. This was noticed when probed signals did not satisfy Ohm's law². There was not enough time to fix this due to corona restrictions, thus not allowing for all wanted measurements, such as measuring phase shift from a capacitive circuit.

It is preferable with a controllable current source instead of a TIA, but unfortunately this circuit was not finished in time for testing.

Instead of a fixed gain, an implementation of programmable gain could be used. Variable gain would allow the system to measure on a larger range of impedances, as small and large signals require different gains to not be buried in noise and also avoid saturating either the OpAmp or the ADC.

Programmable gain can be implemented in many different ways, but the design philosophy is to dynamically choose which resistor is to be used as feedback. One of the simpler way to do this is to have a network of different feedback resistors connected to the input with switches. A way to incorporate both the FPGA and MUXes would be to instead of switches connect the resistors to the different channels, and choose which one is used with control signals from the FPGA. They could be shifted through either manually, or by detecting the

¹Quantization error is rounding error which happens in analog to digital conversion when the analog value is between LSB of the converter. The value of the quantization error is the difference between analog value and LSB.

² $U = RI$

sampled amplitude from the ADC. If the sampled signal is either too high or low, the gain is chosen accordingly.




Figure 4.1: Programmable gain implemented with a MUX

4.2 Comparison

This section discusses similarities and differences between this and similar projects.

One study implemented a LIA system with frequency detection. The detected frequency was sent through a DDS, generating square wave references. This was done in order to prevent amplitude drift of the reference, and thus reducing the precision of the LIA [25]. Because of harmonics the output noise is increased with amplitude drift. Another difference was the averaging of signals. A digital FIR filter for low-pass filtering was used.

Another study implemented a LIA in FPGA in order to make a low-cost portable system for measuring dielectric properties of cells [26]. The NCO generates a frequency of 810 kHz for stimulating the cells. It accomplished this by using a 14-bit NCO as frequency generator, both for the LIA multiplication and as the input for synthetization in DAC. This NCO runs at 65 MHz, as opposed to the 50 MHz in this thesis, and is decimated by a factor of 6500, down to 10 KSPS, before being filtered in a FIR filter.

Table 4.1: Different filtering techniques used after LIA

Paper	Filtering
This thesis	Averager
[25]	FIR low-pass
[26]	Decimation and FIR

The reason for using an Averager in this thesis as opposed to a FIR filter, was because the magnitude and phase shift were the interesting parameters for the purpose of this thesis.

4.3 Challenges

During the measurements, a lot of time was allocated to debugging parts of the analog front-end. Having the analog front-end characterized, and measured as a standalone block before integration with the rest of the system would be beneficial. Ideally, the analog front-end should've been a complete standalone printed circuit board (PCB), verified as a single block. Alternatively, the analog front-end could've been acquired in full through the usage of commercial off-the shelf (COTS) components, as opposed to using standalone blocks.

While a breadboard is trivial to prototype on, there's several disadvantages to it. Especially with regards to ground- and power-distribution, as well as noise performance. Making the analog front end, as part of a custom PCB would most likely achieve better performance all around, as well as making the entire testbench setup a lot less cluttered.

These difficulties hindered the characterization of the implemented design, and should probably have been tackled a lot earlier in the design process.

4.4 Future work

In this section different improvements and steps forward for the system is discussed.

First of all a functioning analog front-end needs to be used with the system for proper measurements and characterization. Preferably with the possibility of applying a programmable current. The next step would be to measure on tubs of saline solutions with different electrode channels. To implement a changing impedance, a plastic object could be placed in the water and moved around, as shown in fig. 2.11 The ultimate goal would be to eventually be able to generate EIT images from living tissue.

The converters have lots of room for higher frequency generation and measurements. With a higher frequency range, more types of materials can be measured on, and different behavior of tissue will also be observed. This does however demand a front-end which can handle these frequencies without stray capacitance becoming a problem.

For the digital part of the design, it could be improved with dynamic frequency averaging, meaning changing the summation period for higher frequencies. Further characterization, both simulated and analogue, of the system also needs to be done, making it easier to compare to other solutions and deciding further improvements of the design. DDS has been characterized in regards to phase and frequency, but only with the PMOD DAC and ADC, meaning either of the converters could introduce frequency errors. CORDIC performs calculations as expected and LIA extracts the wanted frequency with 1 kHz steps and in noisy environments.

For further characterization of the LIA a more noise environment is wanted in order to test the bandwidth, which should hopefully be around 0.1 Hz.

4.5 Conclusion

In this thesis a FPGA-based system for digital synthethication of analog waveforms of different frequencies, as well as recovery the magnitude and phase shift of modulated signals in the digital domain has been developed. The digital system can perform electrode and frequency sweeps in the range of 1 kHz to 10 kHz with reliable phase and high temporal resolution.

Phase drift is accounted for by phase being relative to the reference, and not absolute.

Temporal resolution ranges from 980 to 98 at 1 kHz to 10 kHz.

The system can also control analog muxes for multi-probe measurements. All measurements and results are written to tables for viewing and/or further processing.

As other papers also have shown, FPGA lends itself well to these types of continuous operations, making it an excellent choice for bioimmittance measurements, such as EIT.

Bibliography

- [1] Sverre Grimnes, Orjan G. Martinsen *Bioimpedance and Bioelectricity Basics, Third Edition*
Academic Press, 2015
- [2] David S Holder *Electrical Impedance Tomography: Methods, History and Applications*
Taylor Francis, 2004
- [3] FPGA Advantages and Most Common Applications[website] Retrieced 13th June, 2021m from
<https://hardwarebee.com/fpga-advantages-common-applications-today/>
- [4] Robert T. Paynter, B.J. Toby Boydell *Electronics Technology Fundamentals: Electron Flow Version, Third Edition*
Pearson Education, 2009
- [5] Maltron International Ltd: New EIT Under Development Electrical Impedance Tomography (EIT) Maltron Sheffield MK 3.5[website] Retrieved May 2nd, 2021
<https://maltronint.com/electrical-impedance-tomography/>
- [6] EIDORS: Electrical Impedance Tomography and Diffuse Optical Tomography Reconstruction Software [website] Retrieved June 13th, 2021
<http://eidors3d.sourceforge.net/docs.shtml>
- [7] Wilhelm Burger Mark J. Burge *Principles of Digital Image Processing: Fundamental Techniques*
Springer London, 2011
- [8] Motorola, Inc.: SPI Block Guide
[pdf]<https://web.archive.org/web/20150413003534/>
http://www.ee.nmt.edu/_teare/ee3081/datasheets/S12SPIV3.pdf
(2003)
- [9] Omegatron (5 December 2018): Digital timing diagram
https://www.wikiwand.com/en/Digital_timing_diagram
- [10] Scott Campbell: Basics of the I2C Communication Protocol[website]
Retrieved May 5th, 2021, from
<https://www.circuitbasics.com/basics-of-the-i2c-communication-protocol/>
- [11] Scott Campbell: Basics of UART Communication
[pdf]<https://cs140e.sergio.bz/notes/lec4/uart-basics.pdf>

- [12] Peter J. Ashenden *The Designer's Guide to VHDL, Third Edition*
Morgan Kaufmann, 2008
- [13] Jim Surber and Leo McHugh: Single-Chip Direct Digital Synthesis vs. the Analog PLL
[pdf]<https://www.analog.com/media/en/analog-dialogue/volume-30/number-3/articles/volume30-number3.pdf> (1996)
- [14] CORDIC For Dummies
[pdf]https://www.eit.lth.se/fileadmin/eit/courses/eitf35/2017/CORDIC_For_Dummies.pdf
- [15] Stanford Research Systems: About Lock-In Amplifiers
[pdf]<https://www.thinksrs.com/downloads/pdfs/applicationnotes/AboutLIAs.pdf>
- [16] Behzad Ravazi *RF Microelectronics, Second Edition*
Prentice Hall, 2012
- [17] Solomon Wolf Golomb *Shift register sequences*
Holden-Day, Inc. 1967
- [18] Xilinx: Integrated Logic Analyzer v6.1
[pdf]https://www.xilinx.com/support/documentation/ip_documentation/ila/v6_1/pg172-ila.pdf (2016)
- [19] Tony Chan Carusone, David Johns, Kenneth Martin *Analog Integrated Circuit Design: International Student Version, Second edition*
John Wiley and Sons, 2013
- [20] Texas Instruments: SN74CB3Q3251 1-OF-8 FET MULTIPLEXER/-DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH
[pdf]<https://www.ti.com/lit/ds/symlink/sn74cb3q3251.pdf?HQS=dis-dk-null-digikeymode-dsf--> (2005)
- [21] Mindseye Biomedical: Spectra Bioimpedance and EIT Complete Kit
<https://mindseyebiomedical.com/products/spectra-deluxe-kit>
(2021)
- [22] Analog Devices, Inc.: Octal, 12-/14-/16-Bit, SPI Voltage Output denseDAC with 5 ppm/°C, On-Chip Reference
[pdf]https://www.analog.com/media/en/technical-documentation/data-sheets/AD5628_5648_5668.pdf
- [23] Analog Devices, Inc.: 2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
[pdf]<https://www.analog.com/media/cn/technical-documentation/evaluation-documentation/AD7706.pdf>
- [24] Henry Ott Consultants (8 January, 2007)
<http://www.hottconsultants.com/techtips/decoupling.html>
- [25] Cheng Zhang, Huan Liu, Jian Ge Haobin Dong: FPGA-Based Digital Lock-in Amplifier With High-Precision Automatic Frequency Tracking
[pdf]<https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=arnumber=9129659>, (2020)

- [26] D. Divakar, K. Mahesh, M. M. Varma P. Sen (2018) FPGA-Based Lock-In Amplifier for Measuring the Electrical Properties of Individual Cells. *2018 IEEE 13th Annual International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)*, pp. 1-5, doi: 10.1109/NEMS.2018.8556987

Appendix A

Diagrams




Figure A.1: Electrode Master ASM




Figure A.2: CORDIC ASM




Figure A.3: Vivado Block Diagram of system

Appendix B

Simulations




Figure B.1: Waveform of electrode and frequency loop in `electrode_master`

Appendix C

VHDL code

Source Code C.1: Connection between pmod adc and system

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5
6  entity adc_imp is
7    port (
8      clk          : IN      STD_LOGIC;                      --system clock
9      reset_n     : IN      STD_LOGIC;                      --active low
10     ↵      asynchronous reset
11
12     -- Data in
13     d0          : IN      STD_LOGIC;                      --channel 0 serial data
14     ↵      from ADC
15     d1          : IN      STD_LOGIC;                      --channel 1 serial data
16     ↵      from ADC
17
18     -- SPI
19     sclk_o       : out    STD_LOGIC;                      --SPI bus from ADC:
20     ↵      serial clock (SCLK)
21     ss_n_o       : out    STD_LOGIC_VECTOR(0 DOWNTO 0);   --SPI bus from ADC:
22     ↵      slave select (~SYNC)
23
24     -- Sampled data
25     electrode0  : out    std_logic_vector(vector_length-1 downto 0);
26     electrode1  : out    std_logic_vector(vector_length-1 downto 0)
27   );
28 end entity;
29
30 architecture rtl of adc_imp is
31
32   signal busy_i : std_logic;
33
34   -- FIFO
35   signal full_i0, full_i1, empty_i0, empty_i1  : std_logic; -- Status signals
36   signal adc_rw_str : std_logic; -- Read/write strobe
37   signal adc_0_data_i, adc_1_data_i, adc_0_data_id, adc_1_data_id  :
38     ↵      std_logic_vector(vector_length-1 downto 0); -- Data
39
40   signal cnt : unsigned(4 downto 0);
41
42   signal sclk_o_i : std_logic;
```

```

37   signal ss_n_o_i : std_logic_vector(0 downto 0);
38   alias write_bit : std_logic is ss_n_o_i(0);
39   signal adc_read0, adc_read1 : std_logic;
40
41 component pmod_adc_ad7476a IS
42   GENERIC(
43     clk_freq      : INTEGER := 100; --system clock frequency in MHz
44     spi_clk_div : INTEGER := 3); --spi_clk_div = clk_freq/40 (answer rounded
45     -- up)
46   PORT(
47     clk          : IN      STD_LOGIC;                                --system clock
48     reset_n     : IN      STD_LOGIC;                                --active low reset
49     data_in_0   : IN      STD_LOGIC;                                --channel 0 serial
50     -- data from ADC
51     data_in_1   : IN      STD_LOGIC;                                --channel 1 serial
52     -- data from ADC
53     sck          : BUFFER STD_LOGIC;                                --serial clock
54     cs_n         : BUFFER STD_LOGIC_VECTOR(0 DOWNTO 0);           --chip select
55     adc_0_data  : OUT    STD_LOGIC_VECTOR(11 DOWNTO 0);           --channel 0 ADC
56     -- result
57     adc_1_data  : OUT    STD_LOGIC_VECTOR(11 DOWNTO 0));          --channel 1 ADC
58     -- result
59   END component pmod_adc_ad7476a;
60
61
62 component fifo is
63   generic (
64     inout_length : integer := vector_length-1;
65     new_array_length : integer := array_length-1
66   );
67   port (
68     clk          : in std_logic;
69     rst          : in std_logic;
70     -- Read/write
71     wr_en       : in std_logic;
72     rd_en       : in std_logic;
73     full         : out std_logic;
74     empty        : out std_logic;
75     -- Data
76     sin_wr      : in std_logic_vector(vector_length-1 downto 0);
77     sin_rd      : out std_logic_vector(vector_length-1 downto 0)
78   );
79 end component fifo;
80
81 begin
82
83   FIFO_electrode0: fifo
84   port map (
85     clk          => clk,
86     rst          => not(reset_n),
87     wr_en       => adc_rw_str,
88     rd_en       => adc_read0,--not(empty_i0),--adc_rw_str,
89     full         => full_i0,
90     empty        => empty_i0,
91     sin_wr      => adc_0_data_i,
92     sin_rd      => adc_0_data_id
93   );
94
95   FIFO_electrode1: fifo
96   port map (
97     clk          => clk,
98     rst          => not(reset_n),
99     wr_en       => adc_rw_str,

```

```

94      rd_en          => adc_read1,--not(empty_i1),--adc_rw_str,
95      full           => full_i1,
96      empty          => empty_i1,
97      sin_wr         => adc_1_data_i,
98      sin_rd         => adc_1_data_id
99  );
100
101
102 ADC: pmod_adc_ad7476a
103 port map (
104     clk            => clk,
105     reset_n        => reset_n,
106     data_in_0       => d0,
107     data_in_1       => d1,
108     sck             => sclk_o,
109     cs_n            => ss_n_o_i,
110     adc_0_data     => electrode0,--adc_0_data_i,
111     adc_1_data     => electrode1--adc_1_data_i
112 );
113
114 --sclk_o <= sclk_o_i;
115 ss_n_o <= ss_n_o_i;
116 --adc_read0 <= not(empty_i0);
117 --adc_read1 <= not(empty_i1);
118
119 process(clk)
120 begin
121   if rising_edge(clk) then
122     adc_rw_str <= write_bit;
123     adc_read0  <= adc_rw_str;
124     adc_read1  <= adc_rw_str;
125     --adc_0_data_id <= adc_0_data_i;
126     --adc_1_data_id <= adc_0_data_i;
127     --if ((adc_0_data_i /= adc_0_data_id) or (adc_1_data_i /= adc_1_data_id))
128     --then
129       -- adc_rw_str <= '1';
130       --cnt <= (others => '0');
131     --end if;
132   end if;
133 end process;
134 end architecture rtl;

```

Source Code C.2: Array package

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  package array_pkg is
6    constant array_length : integer := 4096;
7    --constant ds_length : integer := 8192; -- /2
8    --constant us_length : integer := 24573; -- 3/2
9    constant vector_length : integer := 12;
10   --constant ds_factor : integer := 2;
11   --constant us_factor : integer := 3;
12   constant electrodes : integer := 8;
13   constant measurements : integer := 28;
14
15   --type t_wave is array (0 to array_length-1) of
16   --  std_logic_vector(vector_length-1 downto 0);
17
18   --type ds_wave is array (0 to ds_length-1) of
19   --  std_logic_vector(vector_length-1 downto 0);
20   --type us_wave is array (0 to us_length-1) of
21   --  std_logic_vector(2*vector_length-1 downto 0);
22
23   type adc_array is array (0 to 2-1) of std_logic_vector(vector_length-1
24   --  downto 0);
25   type dsp_array is array(0 to electrodes-1) of
26   --  std_logic_vector(vector_length-1 downto 0);
27   type eidors_array is array(0 to electrodes-1) of
28   --  std_logic_vector(2*vector_length-1 downto 0);
29
30  end array_pkg;
```

Source Code C.3: CORDIC

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  --use work.array_pkg.all;
5
6  entity cordic is
7      generic (
8          in_L      : integer
9      );
10     port (
11         clk       : in std_logic;
12         rst       : in std_logic;
13         mean_str : in std_logic;
14         Y_in     : in signed(in_L+1 downto 0);
15         X_in     : in signed(in_L+1 downto 0);
16         magnitude : out std_logic_vector(in_L downto 0);
17         angle    : out std_logic_vector(in_L+4 downto 0)
18     );
19 end entity cordic;
20
21 architecture rtl of cordic is
22
23     --type t_angle_table is array(0 to in_L-1) of unsigned(2*vector_length-2 downto
24     -- 0); -- 24b res/re
25     type t_angle_table is array(0 to in_L+2) of signed(in_L+4 downto 0);
26     constant ang_table : t_angle_table :=
27         --("10110100000000000000000000000000", "01011010000000000000000000000000",
28         --"00101101000000000000000000000000",
29         --"00010110100000000000000000000000", "00001011010000000000000000000000",
30         --"00000010110100000000000000000000",
31         --"00000000101101000000000000000000",
32         --"00000000000010110100000000000000",
33         --"00000000000000101101000000000000",
34         --"00000000000000001011010000000000",
35         --"00000000000000000101101000000000",
36         --"00000000000000000010110100000000",
37         --"00000000000000000001011010000000",
38         --"00000000000000000000101101000000",
39         -- 14 bits => 2^8
40         ("0001011010100000", --000000000000,
41          "0000110101001000", --000000000000,
42          "0000011100000100", --000000000000,
43          "0000001110010000", --000000000000,
44          "0000000111001001", --000000000000,
45          "0000000011100101", --000000000000,
46          "0000000001110010",
47          "0000000000111001",
48          "0000000000011100",
49          "0000000000001100",
50          "0000000000000111",

```

```

51      "0000000000000001",
52      "0000000000000001",
53      "0000000000000001");
54      --("101101000000000000000000", "010110100000000000000000",
55      --"000101101000000000000000", "000101101000000000000000",
56      --"000010110100000000000000",
57      --"000000101101000000000000",
58      --"000000010110100000000000",
59      --"000000001011010000000000",
60      --"000000000101101000000000",
61      --"000000000010110100000000",
62      --"000000000001011010000000",
63      --"000000000000101101000000",
64      --"000000000000010110100000",
65      --"000000000000001011010000",
66      --"000000000000000101101000",
67      --"000000000000000010110100",
68      --"000000000000000001011010",
69      --"000000000000000000101101",
70      --"000000000000000000010110",
71      --"000000000000000000001011",
72      --"000000000000000000000101";
73      --sfixed = 65536
74
75  type t_gain is array(0 to 5) of unsigned(12 downto 0);
76  constant gain_table : t_gain :=
77    -- 2^12
78    (
79      "0101101010000", -- 0
80      "0101000011110", -- 1
81      "0100111010001", -- 2
82      "0100110111101", -- 3
83      "0100110111001", -- 4
84      "0100110110111"); --5
85
86  constant pi : signed(in_L+4 downto 0) := "0101101000000000";
87  constant zero_c : signed(in_L+4 downto 0) := "0000000000000000";
88  signal loop_cnt : integer range -1 to in_L+4;
89  signal x_new : unsigned(in_L+1 downto 0);
90  signal X : unsigned(in_L+12+2+1 downto 0);
91  signal X_sign : signed(in_L+1+2 downto 0);
92  signal uns_x : unsigned(in_L+3 downto 0);
93  signal y_new, Y : signed(in_L+1+2 downto 0);
94  signal theta : signed(in_L+4 downto 0);
95  signal done : std_logic;
96  signal theta_RST : std_logic;
97
98  signal angle_i, angle_sign : signed(in_L+4 downto 0);
99  signal mag_i : unsigned(in_L downto 0);
100
101 begin
102
103  P_CORDIC: process(clk, rst)
104  variable uns_y : unsigned(in_L+3 downto 0);
105  --variable uns_x : unsigned(in_L+3 downto 0);

```

```

106 begin
107   if rst = '1' then
108     theta <= (others => '0');
109     loop_cnt <= -1;
110     theta_RST <= '0';
111     x_new <= (others => '0');
112     y_new <= (others => '0');
113     x <= (others => '0');
114     y <= (others => '0');
115     x_sign <= (others => '0');
116     mean_str_i <= '0';
117
118   X_msb <= '0';
119   Y_msb <= '0';
120
121   angle_i <= (others => '0');
122   angle_sign <= (others => '0');
123   sign_state <= "00";
124   gain <= "1000000000000";
125
126   x_in_i <= (others => '0');
127   y_in_i <= (others => '0');
128   uns_x <= (others => '0');
129
130   elsif rising_edge(clk) then
131     done <= '0';
132     sign_state <= Y_msb & X_msb;
133     --loop_cnt <= loop_cnt + 1;
134     mean_str_i <= mean_str;
135
136   case state is
137
138     when idle => -- Waiting for start strobe from Lock-In Amplifier
139       if mean_str_i = '1' then
140         x_in_i <= X_in;
141         y_in_i <= Y_in;
142         state <= load;
143       else
144         loop_cnt <= -1;
145       end if;
146
147     when load => -- Loading inputs
148       X_msb <= x_in_i(in_L+1);
149       Y_msb <= y_in_i(in_L+1);
150       x_sign <= ("00" & abs(x_in_i));
151       y <= ("00" & abs(y_in_i));
152       theta <= (others => '0');
153       gain <= "1000000000000";
154
155       state <= check;
156
157     when check => -- Checking corner cases
158       if to_integer(y) = 0 then
159         uns_X <= unsigned(abs(x_sign));
160         state <= scale;
161       elsif to_integer(x_sign) = 0 then
162         uns_X <= unsigned(abs(y));
163         theta <= ("0010110100000000");
164         state <= scale;
165       else
166         loop_cnt <= 0;
167         state <= calc;

```

```

168         end if;
169
170     when calc => -- Performing rotations
171         loop_cnt <= loop_cnt + 1;
172
173         if (loop_cnt >= in_L+3) or (to_integer(Y) = 0) then
174             if (loop_cnt >= 5) then
175                 gain <= gain_table(5);
176             else
177                 gain <= gain_table(loop_cnt);
178             end if;
179             uns_X <= unsigned(abs(x_sign));
180             loop_cnt <= -1;
181             state <= scale;
182         else
183             case Y(in_L+3) is--Y'high) is
184                 when '0' =>
185                     y <= y - x_sign(in_L+3 downto loop_cnt);
186                     theta <= theta + ang_table(loop_cnt);
187                 when '1' =>
188                     y <= y + x_sign(in_L+3 downto loop_cnt);
189                     theta <= theta - ang_table(loop_cnt);
190                 when others =>
191             end case;
192             x_sign <= x_sign + abs(y(in_L+3 downto loop_cnt));
193         end if;
194
195     when scale => -- Scaling.
196         done <= '1';
197         -- Magnitude gain
198         X <= (uns_x(in_L+2 downto 0)*gain);
199         -- Quadrant shift
200         case sign_state is
201             when "00" =>
202                 angle_i <= (theta);           -- Q1
203             when "01" =>
204                 angle_i <= (pi - theta);    -- Q2
205             when "10" =>
206                 angle_i <= (zero_c - theta); -- Q4
207             when "11" =>
208                 angle_i <= (theta - pi);    -- Q3
209             when others =>
210             end case;
211
212         state <= result;
213
214     when result => -- Magnitude and angle results
215         magnitude <= std_logic_vector(X(in_L+12 downto 12));
216         angle     <= std_logic_vector(angle_i);
217         state     <= idle;
218
219     when others =>
220         done  <= '0';
221         state <= idle;
222     end case;
223 end if;
224 end process;
225
226 end architecture rtl;

```

Source Code C.4: Connection between pmod dac and system

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5
6  entity dac_imp is
7      port (
8          clk           : IN      STD_LOGIC;                      --system clock
9          reset_n       : IN      STD_LOGIC;                      --active low
10         ↵ asynchronous reset
11         dac_tx_ena   : IN      STD_LOGIC;                      --enable transaction
12         ↵ with DAC
13         addr         : in std_logic_vector(3 downto 0);        --busy_o
14         data          : in std_logic_vector(11 downto 0);        --indicates when
15         ↵ transactions with DAC can be initiated
16         mosi_o        : OUT     STD_LOGIC;                      --SPI bus to DAC:
17         ↵ master out, slave in (DIN)
18         sclk_o        : out    STD_LOGIC;                      --SPI bus to DAC:
19         ↵ serial clock (SCLK)
20         ss_n_o        : out    STD_LOGIC_VECTOR(0 DOWNTO 0)    --SPI bus to DAC: slave
21         ↵ select ('SYNC)
22     );
23 end entity;
24
25
26 architecture rtl of dac_imp is
27     signal cmd : std_logic_vector(3 downto 0);
28     --signal addr : std_logic_vector(3 downto 0);
29     --signal data : unsigned(vector_length-1 downto 0);
30     signal busy_i : std_logic;
31     --signal cos_i : std_logic_vector(vector_length-1 downto 0);
32     --signal sin_addr : unsigned(vector_length-1 downto 0);
33     --signal pause : unsigned(5 downto 0);
34     signal full_i  : std_logic;
35     signal empty_i : std_logic;
36     signal data_rd : std_logic_vector(vector_length-1 downto 0);
37
38 component pmod_dac_ad5628 IS
39     GENERIC(
40         clk_freq     : INTEGER := 50;   --system clock frequency in MHz
41         spi_clk_div : INTEGER := 1);  --spi_clk_div = clk_freq/100 (answer rounded
42         ↵ up)
43     PORT(
44         clk           : IN      STD_LOGIC;                      --system clock
45         reset_n       : IN      STD_LOGIC;                      --active low
46         ↵ asynchronous reset
47         dac_tx_ena   : IN      STD_LOGIC;                      --enable transaction
48         ↵ with DAC
49         dac_cmd       : IN      STD_LOGIC_VECTOR(3 DOWNTO 0);  --command to send to
50         ↵ DAC
51         dac_addr     : IN      STD_LOGIC_VECTOR(3 DOWNTO 0);  --address to send to
52         ↵ DAC
53         dac_data     : IN      STD_LOGIC_VECTOR(11 DOWNTO 0); --data value to send
54         ↵ to DAC
55         busy          : OUT     STD_LOGIC;                      --indicates when
56         ↵ transactions with DAC can be initiated
57         mosi          : OUT     STD_LOGIC;                      --SPI bus to DAC:
58         ↵ master out, slave in (DIN)

```

```

45      sclk      : BUFFER STD_LOGIC;                      --SPI bus to DAC;
46      -- serial clock (SCLK)
47      ss_n      : BUFFER STD_LOGIC_VECTOR(0 DOWNTO 0));  --SPI bus to DAC;
48      -- slave select (~SYNC)
49      END component pmod_dac_ad5628;
50
51
52      component fifo is
53          generic (
54              inout_length : integer := vector_length-1;
55              new_array_length : integer := 4*array_length--1262143
56          );
57          port (
58              clk      : in std_logic;
59              rst      : in std_logic;
60              -- Read/write
61              wr_en   : in std_logic;
62              rd_en   : in std_logic;
63              full    : out std_logic;
64              empty   : out std_logic;
65              -- Data
66              sin_wr  : in std_logic_vector(vector_length-1 downto 0);
67              sin_rd  : out std_logic_vector(vector_length-1 downto 0)
68          );
69      end component fifo;
70
71      begin
72
73          cmd  <= "0011";
74          --addr <= "0000";--(others => '0');
75
76          --FIFO_sin: fifo
77          --port map (
78              -- clk           => clk,
79              -- rst           => not(reset_n),
80              -- wr_en        => en_wave,
81              -- rd_en        => not(busy_i),
82              -- full         => full_i,
83              -- empty        => empty_i,
84              -- sin_wr       => data,
85              -- sin_rd       => data_rd
86          );
87
88          DAC: pmod_dac_ad5628
89          port map (
90              clk           => clk,
91              reset_n      => reset_n,
92              dac_tx_ena   => dac_tx_ena,
93              dac_cmd      => cmd,
94              dac_addr     => addr,
95              dac_data     => data,
96              busy         => busy_i,
97              mosi         => mosi_o,
98              sclk         => sclk_o,
99              ss_n         => ss_n_o
100         );
101
102     end architecture rtl;

```

Source Code C.5: DDS

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5  use work.sine_wave_pkg.all;
6  use work.timer_pkg.all;
7
8  entity dds_rand is
9    port(
10      clk          : in std_logic;
11      rst          : in std_logic;
12      fcw          : in unsigned(3 downto 0);
13      en_wave      : in std_logic;
14      sin          : out std_logic_vector(vector_length-1 downto 0);
15      cos          : out std_logic_vector(vector_length-1 downto 0)
16    );
17 end entity dds_rand;
18
19 architecture rtl of dds_rand is
20
21  component phase_acc is
22    generic(
23      cos_start    : integer := 1023
24    );
25    port (
26      clk          : in std_logic;
27      rst          : in std_logic;
28      fcw          : in unsigned(3 downto 0);
29      en_wave      : in std_logic;
30      nco          : out std_logic_vector(vector_length-1 downto 0);
31      nco_cos     : out std_logic_vector(vector_length-1 downto 0)
32    );
33  end component phase_acc;
34
35  component sin_table is
36    port (
37      clk          : in std_logic;
38      sin_addr     : in unsigned(vector_length-1 downto 0);
39      cos_addr     : in unsigned(vector_length-1 downto 0);
40      sin          : out std_logic_vector(vector_length-1 downto 0);
41      cos          : out std_logic_vector(vector_length-1 downto 0)
42    );
43  end component sin_table;
44
45  signal sin_i : std_logic_vector(vector_length-1 downto 0);
46  signal cos_i : std_logic_vector(vector_length-1 downto 0);
47
48 begin
49
50  NCO: phase_acc
51    port map(
52      clk          => clk,
53      rst          => rst,
54      fcw          => fcw,
55      en_wave      => en_wave,
56      nco          => sin_i,
57      nco_cos     => cos_i
58    );
59

```

```
60      LUT: sin_table
61      port map(
62          clk           => clk,
63          sin_addr     => unsigned(sin_i),
64          cos_addr     => unsigned(cos_i),
65          sin           => sin,
66          cos           => cos
67      );
68
69  end architecture;
```

Source Code C.6: DSP

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5
6  entity dsp is
7    port (
8      clk      : in std_logic;
9      rst      : in std_logic;
10
11     -- ADC
12     sin_in   : in std_logic_vector(vector_length-1 downto 0);
13     o_sclk   : in std_logic;
14
15     -- DDS
16     sin_ref  : in std_logic_vector(vector_length-1 downto 0);
17     cos_ref  : in std_logic_vector(vector_length-1 downto 0);
18     fcw      : in std_logic_vector(3 downto 0);
19
20     -- LIA
21     x_out    : out signed(vector_length+1 downto 0);
22     s_out    : out signed(vector_length+1 downto 0);
23     c_out    : out signed(vector_length+1 downto 0);
24     inph_out : out signed(2*vector_length+3 downto 0);
25     quad_out : out signed(2*vector_length+3 downto 0);
26
27     period_str : in std_logic;
28     magnitude  : out std_logic_vector(11 downto 0);--2*vector_length-2
29     angle      : out std_logic_vector(11+4 downto 0);--2*vector_length-2
30     xin_mean   : out std_logic_vector(11 downto 0);
31     inphase_mean : out std_logic_vector(11+1 downto 0);
32     quadrature_mean : out std_logic_vector(11+1 downto 0)
33
34     --eidors_rea : out std_logic_vector(2*vector_length-2 downto 0);
35     --eidors_res : out std_logic_vector(2*vector_length-2 downto 0)
36   );
37 end entity dsp;
38
39 architecture rtl of dsp is
40
41   --signal res_lia  : std_logic_vector(2*vector_length-2 downto 0);
42   --signal rea_lia  : std_logic_vector(2*vector_length-2 downto 0);
43
44   --LIA mean
45   signal period_str_i : std_logic;
46   signal x_mean : std_logic_vector(11 downto 0);
47   signal inph_mean, quad_mean : signed(12 downto 0);
48
49   signal sin_ref_i, cos_ref_i : std_logic_vector(vector_length-1 downto 0);
50   signal mean_str_i : std_logic;
51
52   -- CORDIC signals
53   type cordic_arr_t is array (0 to 22) of std_logic_vector(2*vector_length-2
54   -- downto 0);
55   signal res_arr, rea_arr, mag_arr, ang_arr : cordic_arr_t;
56   signal inph_cor, quad_cor : std_logic_vector(22 downto 0);

```

```

57   signal cnt : integer range 0 to 22;
58
59
60 -- FIFO signals
61 signal wr_en_i, dma_rd : std_logic;
62 signal full_i, full_rea, full_res, empty_i, empty_rea, empty_res : std_logic;
63 signal angle_i : std_logic_vector(11+4 downto 0);
64 signal mag_i : std_logic_vector(11 downto 0);
65 signal res_dma, rea_dma : std_logic_vector(2*vector_length-2 downto 0);
66
67 signal sin_slow : std_logic_vector(vector_length-1 downto 0);
68 signal cos_slow : std_logic_vector(vector_length-1 downto 0);
69 signal str_50MHz : std_logic;
70 -- DMA
71 signal rd_en_i : std_logic;
72 signal no_i : unsigned(4 downto 0);
73
74
75 component lockinamp is
76   port (
77     clk : in std_logic;
78     rst : in std_logic;
79     period_str : in std_logic;
80     fcw : in std_logic_vector(3 downto 0);
81     sin_ref : in std_logic_vector(vector_length-1 downto 0);
82     cos_ref : in std_logic_vector(vector_length-1 downto 0);
83     x_in : in std_logic_vector(vector_length-1 downto 0);
84
85     x_out : out signed(vector_length+1 downto 0);
86     s_out : out signed(vector_length+1 downto 0);
87     c_out : out signed(vector_length+1 downto 0);
88     inph_out : out signed(2*vector_length+3 downto 0);
89     quad_out : out signed(2*vector_length+3 downto 0);
90
91     mean_str : out std_logic;
92     xin_mean : out std_logic_vector(11 downto 0);
93     inphase_mean : out signed(12 downto 0);
94     quadrature_mean : out signed(12 downto 0)
95   );
96 end component lockinamp;
97
98 component eidors_sync is
99   port (
100    clk : in std_logic;
101    rst : in std_logic;
102    rea_in : in std_logic_vector(2*vector_length-1 downto 0);
103    res_in : in std_logic_vector(2*vector_length-1 downto 0);
104    rea_out : out std_logic_vector(2*vector_length-1 downto 0);
105    res_out : out std_logic_vector(2*vector_length-1 downto 0)
106  );
107 end component eidors_sync;
108
109 component fifo is
110   generic (
111     inout_length : integer := (vector_length-1);
112     new_array_length : integer := 150000--262143--(4*array_length-1)
113   );
114   port (
115     clk : in std_logic;
116     rst : in std_logic;
117     -- Read/write
118     wr_en : in std_logic;

```

```

119      rd_en    : in std_logic;
120      full     : out std_logic;
121      empty    : out std_logic;
122      -- Data
123      sin_wr   : in std_logic_vector(inout_length downto 0);
124      sin_rd   : out std_logic_vector(inout_length downto 0)
125    );
126  end component fifo;
127
128 component cordic is
129   generic (
130     in_L      : integer := vector_length-1
131   );
132   port (
133     clk       : in std_logic;
134     rst       : in std_logic;
135     mean_str : in std_logic;
136     Y_in     : in signed(in_L+1 downto 0);
137     X_in     : in signed(in_L+1 downto 0);
138     magnitude: out std_logic_vector(in_L downto 0);
139     angle    : out std_logic_vector(in_L+4 downto 0)
140   );
141 end component cordic;
142
143 component dds_rand is
144   port(
145     clk       : in std_logic;
146     rst       : in std_logic;
147     fcw      : in unsigned(3 downto 0);
148     en_wave  : in std_logic;
149     sin      : out std_logic_vector(vector_length-1 downto 0);
150     cos      : out std_logic_vector(vector_length-1 downto 0)
151   );
152 end component dds_rand;
153
154 begin
155
156  -- DDS: dds_rand
157  --  port map(
158  --    clk        => str_50MHz,
159  --    rst        => rst,
160  --    fcw       => unsigned(fcw),
161  --    en_wave   => '1',
162  --    sin       => sin_slow,
163  --    cos       => cos_slow
164  --  );
165
166  LIA: lockinamp
167  port map(
168    clk       => clk,
169    rst       => rst,
170    period_str => period_str_i,
171    fcw       => fcw,
172    sin_ref   => sin_ref,--sin_slow,
173    cos_ref   => cos_ref,--cos_slow,
174    x_in      => sin_in,
175    x_out     => x_out,
176    s_out     => s_out,
177    c_out     => c_out,
178    mean_str  => mean_str_i,
179    inph_out  => inph_out,
180    quad_out  => quad_out,

```

```

181      xin_mean    => x_mean,
182      inphase_mean => inph_mean,
183      quadrature_mean => quad_mean
184  );
185
186      --inph_cor <= inph_mean & "000000000000";
187      --quad_cor <= quad_mean & "000000000000";
188      --CORDIC_gen: for I in 0 to 22 generate
189      CORDIC_p: cordic
190      port map (
191          clk        => clk,
192          rst        => rst,
193          mean_str   => mean_str_i,
194          X_in       => inph_mean,--std_logic_vector(std_logic_vector(inph_mean) &
195                           --> "000000000000"),--arr(I),
196          Y_in       => quad_mean,--std_logic_vector(std_logic_vector(quad_mean) &
197                           --> "000000000000"),--arr(I),
198          magnitude  => mag_i,--arr(I),
199          angle      => angle_i--arr(I)
200      );
201      --end generate CORDIC_gen;
202
203      rd_en_i <= '0' when rst = '1' else
204          '1';
205      wr_en_i <= '0' when rst = '1' else
206          '1';
207      dma_rd  <= '0' when rst = '1' else
208          '1';
209
210      process(clk, rst)
211      begin
212          if rst = '1' then
213              str_50MHz <= '0';
214          elsif rising_edge(clk) then
215              str_50MHz <= not(str_50MHz);
216          end if;
217      end process;
218      --process(clk, rst)
219      --begin
220          -- if rst = '1' then
221          --     angle_i <= (others => '0');
222          --     mag_i   <= (others => '0');
223          --     cnt     <= 0;
224          -- elsif rising_edge(clk) then
225          --     res_arr(cnt) <= res_lia;
226          --     rea_arr(cnt) <= rea_lia;
227          --     mag_i     <= mag_arr(cnt);
228          --     angle_i   <= ang_arr(cnt);
229          --     if cnt >= 22 then
230          --         cnt <= 0;
231          --     else
232          --         cnt <= cnt + 1;
233          --     end if;
234          -- end if;
235      --end process;
236
237      --eidors_rea <= rea_lia;
238      --eidors_res <= res_lia;
239      angle      <= angle_i;
240      magnitude  <= mag_i;
241
242      period_str_i <= period_str;

```

```
241      xin_mean      <= x_mean;
242      inphase_mean   <= std_logic_vector(inph_mean);
243      quadrature_mean <= std_logic_vector(quad_mean);
244 end architecture rtl;
```

Source Code C.7: Electrode Master

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5  use work.timer_pkg.all;
6
7  entity electrode_master is
8    port(
9      clk          : in std_logic;
10     rst          : in std_logic;
11     btn          : in std_logic_vector(3 downto 0);
12     n_electrode : out unsigned(5 downto 0);
13     measurement : out unsigned(4 downto 0);
14     fcw          : out unsigned(3 downto 0);
15     period_str  : out std_logic;
16     en_wave     : out std_logic;
17     en_delay    : out std_logic;
18     done_mux    : out std_logic
19   );
20 end entity electrode_master;
21
22 architecture rtl of electrode_master is
23
24 type t_state is (start, wave, check, next_freq);
25
26 constant c_freqs : integer := 9;
27 signal state : t_state;
28 signal count : unsigned(21 downto 0);
29 signal timer : integer range 0 to c_freqs;
30 signal curr_in, curr_out : unsigned(2 downto 0);
31 constant elec_max : unsigned(2 downto 0) := "111";
32 signal meas_cnt : unsigned(4 downto 0);
33 signal done_i : std_logic;
34 signal wait_i : std_logic;
35 signal timer_max : integer range tmin to tmax;
36 constant c_timer_max : integer := 65536;--0;
37 signal period_str_i : std_logic;
38
39 -- Buttons
40 signal start_btn, freq_up, freq_down : std_logic;
41
42 signal start_flag : std_logic;
43 signal start_cnt : integer range 0 to 101;
44
45 signal delay_cnt : unsigned(11 downto 0);
46 constant c_delay : integer := 1510;
47
48 signal timer_delayed : integer range 0 to c_freqs;
49 signal en_delay_i, en_wave_i : std_logic;
50 signal delay_en : std_logic_vector(1 downto 0);
51
52 begin
53
54 process(clk, rst)
55 begin
56   if rst = '1' then
57     timer <= 0;
58     count <= (others => '0');
59     curr_in  <= "000";

```

```

60      curr_out <= "001";
61      meas_cnt <= (others => '0');
62      done_i <= '0';
63      wait_i <= '0';
64      state <= start;
65      delay_cnt <= (others => '0');
66      timer_delayed <= 0;
67      en_delay_i <= '0';
68      en_wave_i <= '0';
69      period_str_i <= '1';
70  elsif rising_edge(clk) then
71      en_wave_i <= '1';
72      done_i <= '0';
73      --if btn = '1' then
74          -- delay_cnt <= (others => '0');
75          -- done_i <= '0';
76          -- timer <= 0;--timer + 1;
77          -- electrode_i <= electrode_i + 1;
78          -- count <= (others => '0');
79          -- state <= wave;
80      --else
81          case state is
82              when wave =>
83                  en_wave_i <= '1';
84                  en_delay_i <= '1';
85                  if freq_up = '0' and freq_down = '0' then
86                      if (to_integer(count) >= c_timer_max) then
87                          count <= (others => '0');
88                          period_str_i <= '1';
89                          state <= check;
90                      else
91                          period_str_i <= '0';
92                          count <= count + 1;
93                          --if (to_integer(delay_cnt) >= c_delay) then
94                              -- case delay_en is
95                                  -- when "00" =>
96                                  --     en_delay_i <= '0';
97                                  --     delay_en <= "01";
98                                  --     delay_cnt <= (others => '0');
99                                  -- when "01" =>
100                                     --     timer_delayed <= timer;
101                                     --     en_delay_i <= '1';
102                                     --     delay_en <= "10";
103                                     -- when others =>
104                                         --     en_delay_i <= '1';
105                                         -- end case;
106                                     --else
107                                         -- delay_cnt <= delay_cnt + 1;
108                                     --end if;
109                                 end if;
110                             end if;
111
112             when check =>
113                 state <= wave;
114                 meas_cnt <= meas_cnt + 1;
115                 if curr_in = elec_max then
116                     state <= next_freq;
117                     --delay_cnt <= (others => '0');
118                     --delay_en <= "00";
119                     curr_in <= "000";
120                     curr_out <= "001";
121                     meas_cnt <= (others => '0');

```

```

122         elsif curr_out = elec_max then
123             curr_in  <= curr_in  + 1;
124             curr_out <= curr_in  + 2;
125             --meas_cnt <= meas_cnt + 1;
126         else
127             curr_out <= curr_out + 1;
128             --meas_cnt <= meas_cnt + 1;
129         end if;
130
131     when next_freq =>
132         state    <= wave;
133         if freq_up = '1' then
134             timer    <= timer + 1;
135         elsif freq_down = '1' then
136             timer    <= timer - 1;
137         else
138             state    <= next_freq;
139             done_i   <= '1';
140         end if;
141
142     when others => --start
143         en_wave_i <= '0';
144         if done_i = '0' and start_flag = '1' then
145             count    <= (others => '0');
146             state    <= wave;
147         end if;
148         end case;
149     --end if;
150     end if;
151 end process;
152
153 done_mux    <= done_i;
154 timer_max   <= C_timer_table(timer);
155 n_electrode <= curr_out & curr_in;
156
157 measurement <= meas_cnt;
158
159 fcw        <= to_unsigned(timer, fcw'length);
160 --fcw_delayed <= to_unsigned(timer_delayed, fcw_delayed'length);
161 en_delay   <= en_delay_i;
162
163 start_btn  <= btn(3);
164
165 freq_up    <= btn(1);
166 freq_down  <= btn(0);
167
168 start_cnt  <= 0 when rst = '1' else
169             start_cnt + 1 when (rising_edge(clk)) and (start_cnt /= 100) else
170             start_cnt;
171
172 start_flag  <= '1' when start_cnt = 100 and start_btn = '1' else '0';
173
174 en_wave    <= en_wave_i;
175
176
177 end architecture rtl;

```

Source Code C.8: FIFO

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5
6  entity fifo is
7      generic (
8          inout_length : integer := vector_length-1;
9          new_array_length : integer := array_length-1
10     );
11    port (
12        clk      : in std_logic;
13        rst      : in std_logic;
14        -- Read/write
15        wr_en   : in std_logic;
16        rd_en   : in std_logic;
17        full    : out std_logic;
18        empty   : out std_logic;
19        -- Data
20        sin_wr  : in std_logic_vector(inout_length downto 0);
21        sin_rd  : out std_logic_vector(inout_length downto 0)
22    );
23 end entity fifo;
24
25 architecture rtl of fifo is
26
27     --constant divider : integer := 32;
28
29     type buff      is array (0 to new_array_length) of
30         std_logic_vector(inout_length downto 0);
31     signal buff_arr : buff;
32
33     signal wr_index  : integer range 0 to new_array_length;
34     signal rd_index  : integer range 0 to new_array_length;
35     signal fifo_count : integer range -1 to new_array_length+2;
36
37     signal full_i : std_logic;
38     signal empty_i : std_logic;
39
40 begin
41
42     process(clk)
43 begin
44
45         if rising_edge(clk) then
46             if rst = '1' then
47                 fifo_count <= 0;
48                 wr_index  <= 0;
49                 rd_index  <= 0;
50                 --reset: for I in 0 to new_array_length-1 loop
51                 --  buff_arr(I) <= (others => '0');
52                 --end loop;
53             else
54                 if (wr_en = '1' and full_i = '0') then
55                     fifo_count <= fifo_count + 1;
56                     if wr_index = new_array_length then
57                         wr_index <= 0;
58                     else
59                         wr_index <= wr_index + 1;
```

```

59         end if;
60     elsif (wr_en = '0' and rd_en = '1') then
61         fifo_count <= fifo_count - 1;
62     end if;
63
64     if (rd_en = '1' and empty_i = '0') then
65         if rd_index = new_array_length then
66             rd_index <= 0;
67         else
68             rd_index <= rd_index + 1;
69         end if;
70     end if;
71
72     --if wr_en = '1' then
73     --    buff_arr(wr_index) <= sin_wr;
74     --end if;
75     end if;
76 end if;
77 end process;
78
79 PROC_RAM : process(clk)
80 begin
81     if rising_edge(clk) then
82         buff_arr(wr_index) <= sin_wr;
83         sin_rd <= buff_arr(rd_index);
84     end if;
85 end process;
86
87 --sin_rd <= buff_arr(rd_index);
88
89 full_i    <= '1' when fifo_count = new_array_length else '0';
90 empty_i   <= '1' when fifo_count = 0 else '0';
91
92 full    <= full_i;
93 empty   <= empty_i;
94
95 end rtl;

```

Source Code C.9: LFSR8

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity lfsr8 is
6    port (
7      clk      : in std_logic;
8      rst      : in std_logic;
9      start_seed : in std_logic;
10     seed      : in std_logic_vector(7 downto 0);
11     random_out : out std_logic_vector(7 downto 0)
12   );
13 end entity;
14
15 architecture rtl of lfsr8 is
16
17 signal random_i, seed_i      : std_logic_vector(7 downto 0);
18 signal start_i, start_id    : std_logic;
19
20 begin
21   process(clk, rst)
22   begin
23     if rst = '1' then
24       random_i <= (others => '0');
25       seed_i    <= (others => '0');
26       start_i   <= '1';
27     elsif rising_edge(clk) then
28       seed_i    <= seed;
29       start_i   <= start_seed;
30       start_id  <= start_i;
31       case start_id is
32         when '0' =>
33           random_i(7 downto 1) <= random_i(6 downto 0);
34           random_i(0) <= random_i(3) xor random_i(4) xor random_i(5) xor
35             random_i(7);
36         when '1' =>
37           random_i <= seed_i;
38         when others =>
39       end case;
40       random_out <= random_i;
41     end if;
42   end process;
43 end rtl;
```

Source Code C.10: LFSR12

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity lfsr12 is
6    port (
7      clk      : in std_logic;
8      rst      : in std_logic;
9      start_seed : in std_logic;
10     seed      : in std_logic_vector(11 downto 0);
11     random_out : out std_logic_vector(11 downto 0)
12   );
13 end entity;
14
15 architecture rtl of lfsr12 is
16
17 signal random_i, seed_i : std_logic_vector(11 downto 0);
18 signal start_i, start_id : std_logic;
19
20 begin
21   process(clk, rst)
22   begin
23     if rst = '1' then
24       random_i <= (others => '0');
25       seed_i   <= (others => '0');
26       start_i  <= '1';
27     elsif rising_edge(clk) then
28       seed_i   <= seed;
29       start_i  <= start_seed;
30       start_id <= start_i;
31       case start_id is
32         when '0' =>
33           random_i(11 downto 1) <= random_i(10 downto 0);
34           random_i(0) <= random_i(3) xor random_i(9) xor random_i(10) xor
35             random_i(11);
36         when '1' =>
37           random_i <= seed_i;
38         when others =>
39       end case;
40       random_out <= random_i;
41     end if;
42   end process;
43 end rtl;
```

Source Code C.11: Lock-in Amplifier

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5
6  entity lockinamp is
7      port (
8          clk           : in std_logic;
9          rst           : in std_logic;
10         period_str    : in std_logic;
11         fcw           : in std_logic_vector(3 downto 0);
12         sin_ref       : in std_logic_vector(vector_length-1 downto 0);
13         cos_ref       : in std_logic_vector(vector_length-1 downto 0);
14         x_in          : in std_logic_vector(vector_length-1 downto 0);
15
16         x_out          : out signed(vector_length+1 downto 0);
17         s_out          : out signed(vector_length+1 downto 0);
18         c_out          : out signed(vector_length+1 downto 0);
19
20         inph_out       : out signed(2*vector_length+3 downto 0);
21         quad_out       : out signed(2*vector_length+3 downto 0);
22
23
24         mean_str       : out std_logic;
25         xin_mean      : out std_logic_vector(11 downto 0);
26         inphase_mean  : out signed(12 downto 0);
27         quadrature_mean : out signed(12 downto 0);
28         --valid        : out std_logic;
29         --resist_out   : out std_logic_vector(2*vector_length-2 downto 0);
30         --react_out    : out std_logic_vector(2*vector_length-2 downto 0)
31     );
32 end entity;
33
34 architecture rtl of lockinamp is
35
36     signal sin_ref_d, sin_ref_dd : signed(vector_length+1 downto 0);
37     signal cos_ref_d, cos_ref_dd : signed(vector_length+1 downto 0);
38     signal x_in_d, x_in_dd      : signed(vector_length+1 downto 0);
39     signal inphase_i            : signed(2*vector_length+3 downto 0);
40     signal inph_d, inph_dd      : signed(2*vector_length+3 downto 0);
41     signal quadrature_i        : signed(2*vector_length+3 downto 0);
42     signal quad_d, quad_dd      : signed(2*vector_length+3 downto 0);
43     signal arst_flag           : std_logic;
44     signal valid_i              : std_logic;
45     constant offset             : signed(12 downto 0) := "001111111111";
46
47     signal sin_ref_offset, cos_ref_offset, x_in_offset : signed(vector_length+1
48     downto 0);
49
50     -- Averager
51     signal fcw_i : integer range 0 to 9;
52     signal xin_sum, inph_sum, quad_sum : signed(2*vector_length+4 downto 0); --
53     --> Accumulated sum for averager
54     signal inph_scaled, quad_scaled : signed(44 downto 0);
55     signal x_mean, inph_mean, quad_mean : signed(12+9 downto 0);
56     signal div_mean : integer range 25 downto 16;
57     constant zero_constant : unsigned(20 downto 0) := "000000000000000000000000";
58     signal n : unsigned(17 downto 0);
59     signal mean_str_i : std_logic;

```

```

58
59   signal period_str_i, period_str_d : std_logic;
60
61   constant div_gain : signed(15 downto 0) := "010100111010111";
62
63   type sample_length_t is array (0 to 9) of integer range 9999 to 100000;
64   constant sample_length_C : sample_length_t := (100000-1, 50000-1, 33333, 25000-1,
65   → 20000-1, 16666, 14285, 12500-1, 11111, 10000-1);
66   signal max_sample : integer range 9999 to 99999;
67
68   begin
69
70     LIA_proc: process(clk, rst)
71   begin
72     if (rst = '1') then
73       sin_ref_d      <= (others => '0');
74       sin_ref_dd    <= (others => '0');
75       cos_ref_d      <= (others => '0');
76       cos_ref_dd    <= (others => '0');
77       x_in_d        <= (others => '0');
78       x_in_dd       <= (others => '0');
79       sin_ref_offset <= (others => '0');
80       cos_ref_offset <= (others => '0');
81       x_in_offset    <= (others => '0');
82       --valid_i <= '0';
83     elsif rising_edge(clk) then
84       --if valid_i = '0' then
85       sin_ref_d      <= signed("00" & unsigned(sin_ref));
86       sin_ref_dd    <= sin_ref_d;
87       sin_ref_offset <= (sin_ref_dd - offset);
88
89       cos_ref_d      <= signed("00" & unsigned(cos_ref));
90       cos_ref_dd    <= cos_ref_d;
91       cos_ref_offset <= (cos_ref_dd - offset);
92
93       x_in_d        <= signed("00" & unsigned(x_in));
94       x_in_dd       <= x_in_d;
95       x_in_offset    <= (x_in_dd - offset);
96
97       inphase_i     <= (sin_ref_offset*x_in_offset);
98       quadrature_i <= (cos_ref_offset*x_in_offset);
99
100      inph_d        <= inphase_i;--(21 downto 0);
101      inph_dd      <= inph_d;
102
103      quad_d        <= quadrature_i;--(21 downto 0);
104      quad_dd      <= quad_d;
105
106    end if;
107  end process;
108
109  x_out      <= x_in_offset;
110  s_out      <= sin_ref_offset;
111  c_out      <= cos_ref_offset;
112  inph_out   <= inph_dd;
113  quad_out   <= quad_dd;
114
115  AVERAGE_proc: process(clk, rst)
116  begin
117    if rst = '1' then
118      xin_sum     <= (others => '0');
119      inph_sum   <= (others => '0');

```

```

119      quad_sum    <=  (others => '0');
120      div_mean    <=  25;
121
122      n <= (others => '0');
123
124      x_mean     <= (others => '0');
125      inph_mean  <= (others => '0');
126      quad_mean  <= (others => '0');
127
128      inph_scaled <= (others => '0');
129      quad_scaled <= (others => '0');
130      --n          <= 0;
131  elsif rising_edge(clk) then
132      period_str_i <= period_str;
133      period_str_d <= period_str_i;
134      fcw_i <= to_integer(unsigned(fcw));
135      --fcw_d <= fcw_i;
136
137      max_sample <= sample_length_C(fcw_i);
138
139  if to_integer(n) = 99999 then
140      --x_mean      <= signed(xin_sum(2*vector_length+4 downto 16));
141      inph_scaled  <= inph_sum*div_gain;
142      quad_scaled  <= quad_sum*div_gain;
143      --x_mean      <= xin_sum/n;
144      --inph_mean   <= inph_sum/n;
145      --quad_mean   <= quad_sum/n;
146      xin_sum      <= (others => '0');
147      inph_sum     <= (others => '0');
148      quad_sum     <= (others => '0');
149      n            <= (others => '0');
150      mean_str_i  <= '1';
151  elsif period_str_d = '0' then
152      xin_sum      <= xin_sum + x_in_offset;
153      inph_sum     <= inph_sum + inph_dd(2*vector_length+3 downto 12);
154      quad_sum     <= quad_sum + quad_dd(2*vector_length+3 downto 12);
155      --div_mean   <= 25 - to_integer(unsigned(fcw));
156      n <= n + 1;
157      mean_str_i  <= '0';
158  end if;
159  --xin_mean_i      <= (zero_constant + x_mean(31 downto div_mean));
160  --inphase_mean_i  <= (zero_constant + inph_mean(31 downto div_mean));
161  --quadrature_mean_i <= (zero_constant + quad_mean(31 downto div_mean));
162 end if;
163 end process;
164
165 mean_str <= mean_str_i;
166
167 --inph_mean      <= (others => '1') when rst = '1' else
168 --              signed("00000000000000000000000000000000" + (inph_scaled(44 downto
169 --              32-fcw_i))) when rising_edge(clk) else
170 --              inph_mean;--(43 downto 23));
171 --quad_mean      <= (others => '1') when rst = '1' else
172 --              signed("00000000000000000000000000000000" + (quad_scaled(44 downto
173 --              32-fcw_i))) when rising_edge(clk) else
174 --              quad_mean;--(43 downto 23));
175 inphase_mean <= inph_scaled(44 downto 32);
176 quadrature_mean <= quad_scaled(44 downto 32);
177
178 end architecture rtl;

```

Source Code C.12: Vivado generated native to 32 bit AXI-Stream

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity M_AXIS_DATA32_v1_0_M00_AXIS is
6      generic (
7          -- Users to add parameters here
8
9          -- User parameters ends
10         -- Do not modify the parameters beyond this line
11
12         -- Width of S_AXIS address bus. The slave accepts the read and
13         -- write addresses of width C_M_AXIS_TDATA_WIDTH.
14         C_M_AXIS_TDATA_WIDTH : integer := 32;
15         -- Start count is the number of clock cycles the master will wait
16         -- before initiating/issuing any transaction.
17         C_M_START_COUNT : integer := 32
18     );
19     port (
20         -- Users to add ports here
21         CUSTOM_DATA : in std_logic_vector(31 downto 0);
22         -- User ports ends
23         -- Do not modify the ports beyond this line
24
25         -- Global ports
26         M_AXIS_ACLK : in std_logic;
27
28         M_AXIS_ARSTEN : in std_logic;
29         -- Master Stream Ports. TVALID indicates that the master is
30         -- driving a valid transfer, A transfer takes place when both
31         -- TVALID and TREADY are asserted.
32         M_AXIS_TVALID : out std_logic;
33         -- TDATA is the primary payload that is used to provide the data
34         -- that is passing across the interface from the master.
35         M_AXIS_TDATA : out std_logic_vector(C_M_AXIS_TDATA_WIDTH-1
36         -- downto 0);
37         -- TSTRB is the byte qualifier that indicates whether the content
38         -- of the associated byte of TDATA is processed as a data byte
39         -- or a position byte.
40         M_AXIS_TSTRB : out
41         -- std_logic_vector((C_M_AXIS_TDATA_WIDTH/8)-1 downto 0);
42         -- TLAST indicates the boundary of a packet.
43         M_AXIS_TLAST : out std_logic;
44         -- TREADY indicates that the slave can accept a transfer in the
45         -- current cycle.
46         M_AXIS_TREADY : in std_logic
47     );
48 end M_AXIS_DATA32_v1_0_M00_AXIS;
49
50 architecture implementation of M_AXIS_DATA32_v1_0_M00_AXIS is
51     -- Total number of output data
52     --
53     constant NUMBER_OF_OUTPUT_WORDS : integer := 65535;
54
55     -- function called clogb2 that returns an integer which has the
56     -- value of the ceiling of the log base 2.
57     function clogb2 (bit_depth : integer) return integer is
58         variable depth : integer := bit_depth;
59         variable count : integer := 1;

```

```

49      begin
50          for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit
51              -- integers
52              if (bit_depth <= 2) then
53                  count := 1;
54              else
55                  if(depth <= 1) then
56                      count := count;
57                  else
58                      depth := depth / 2;
59                      count := count + 1;
60                  end if;
61              end if;
62          end loop;
63          return(count);
64      end;
65
66      -- WAIT_COUNT_BITS is the width of the wait counter.
67      --
68      constant WAIT_COUNT_BITS : integer := clogb2(C_M_START_COUNT-1);
69
70      -- In this example, Depth of FIFO is determined by the greater of
71      -- the number of input words and output words.
72      --
73      constant depth : integer := NUMBER_OF_OUTPUT_WORDS;
74
75      -- Define the states of state machine
76
77      -- The control state machine oversees the writing of input streaming data
78      -- to the FIFO,
79      -- and outputs the streaming data from the FIFO
80
81      type state is ( IDLE,           -- This is the initial/idle state
82                      INIT_COUNTER, -- This state initializes the counter,
83                      -- once
84                      -- the counter reaches C_M_START_COUNT
85                      -- count,
86                      -- the state machine changes state to
87                      -- SEND_STREAM
88                      SEND_STREAM); -- In this state the
89
90                      -- stream data is output through
91                      -- M_AXIS_TDATA
92
93      -- State variable
94
95      signal mst_exec_state : state;
96      -- Example design FIFO read pointer
97
98      signal read_pointer : integer range 0 to depth-1;
99
100     -- AXI Stream internal signals
101     --wait counter. The master waits for the user defined number of clock
102     -- cycles before initiating a transfer.
103     signal count      : std_logic_vector(WAIT_COUNT_BITS-1 downto 0);
104     --streaming data valid
105     signal axis_tvalid : std_logic;

```

```

94      --streaming data valid delayed by one clock cycle
95      signal axis_tvalid_delay      : std_logic;
96      --Last of the streaming data
97      signal axis_tlast            : std_logic;
98      --Last of the streaming data delayed by one clock cycle
99      signal axis_tlast_delay     : std_logic;
100     --FIFO implementation signals
101     signal stream_data_out      : std_logic_vector(C_M_AXIS_TDATA_WIDTH-1
102         downto 0);
103     signal tx_en                : std_logic;
104     --The master has issued all the streaming data stored in FIFO
105     signal tx_done               : std_logic;
106
107 begin
108     -- I/O Connections assignments
109
110     M_AXIS_TVALID      <= axis_tvalid_delay;
111     M_AXIS_TDATA       <= stream_data_out;
112     M_AXIS_TLAST        <= axis_tlast_delay;
113     M_AXIS_TSTRB       <= (others => '1');
114
115
116     -- Control state machine implementation
117     process(M_AXIS_ACLK)
118     begin
119         if (rising_edge (M_AXIS_ACLK)) then
120             if(M_AXIS_ARESETN = '0') then
121                 -- Synchronous reset (active low)
122                 mst_exec_state      <= IDLE;
123                 count <= (others => '0');
124             else
125                 case (mst_exec_state) is
126                     when IDLE      =>
127                         -- The slave starts accepting tdata when
128                         -- there tvalid is asserted to mark the
129                         -- presence of valid streaming data
130                         --if (count = "0")then
131                         mst_exec_state <= INIT_COUNTER;
132                         --else
133                         --  mst_exec_state <= IDLE;
134                         --end if;
135
136                     when INIT_COUNTER =>
137                         -- This state is responsible to wait for user defined
138                         -- C_M_START_COUNT
139                         -- number of clock cycles.
140                         --if ( count = std_logic_vector(to_unsigned((C_M_START_COUNT -
141                             1), WAIT_COUNT_BITS))) then
142                             mst_exec_state  <= SEND_STREAM;
143                         else
144                             count <= std_logic_vector (unsigned(count) + 1);

```

```

143           mst_exec_state <= INIT_COUNTER;
144       end if;
145
146       when SEND_STREAM =>
147           -- The example design streaming master functionality starts
148           -- when the master drives output tdata from the FIFO and the
149           -- slave
150           -- has finished storing the S_AXIS_TDATA
151           if (tx_done = '1') then
152               mst_exec_state <= IDLE;
153           else
154               mst_exec_state <= SEND_STREAM;
155           end if;
156
157       when others      =>
158           mst_exec_state <= IDLE;
159
160       end case;
161   end if;
162 end if;
163
164
165 --tvalid generation
166 --axis_tvalid is asserted when the control state machine's state is
167 -- SEND_STREAM and
168 --number of output streaming data is less than the
169 -- NUMBER_OF_OUTPUT_WORDS.
170 axis_tvalid <= '1' when ((mst_exec_state = SEND_STREAM) and (read_pointer
171 -- < NUMBER_OF_OUTPUT_WORDS)) else '0';
172
173 -- AXI tlast generation
174
175 -- axis_tlast is asserted number of output streaming data is
176 -- NUMBER_OF_OUTPUT_WORDS-1
177 -- (0 to NUMBER_OF_OUTPUT_WORDS-1)
178
179 axis_tlast <= '1' when (read_pointer = NUMBER_OF_OUTPUT_WORDS-1) else
180 -- '0';
181
182 -- Delay the axis_tvalid and axis_tlast signal by one clock cycle
183
184 -- to match the latency of M_AXIS_TDATA
185
186 process(M_AXIS_ACLK)
187 begin
188     if (rising_edge (M_AXIS_ACLK)) then
189         if(M_AXIS_ARESETN = '0') then
190             axis_tvalid_delay <= '0';
191             axis_tlast_delay <= '0';
192         else
193             axis_tvalid_delay <= axis_tvalid;
194             axis_tlast_delay <= axis_tlast;
195         end if;
196     end if;
197 end process;
198
199
200 --read_pointer pointer
201
202

```

```

193      process(M_AXIS_ACLK)
194      begin
195          if (rising_edge (M_AXIS_ACLK)) then
196              if(M_AXIS_ARESETN = '0') then
197                  read_pointer <= 0;
198                  tx_done  <= '0';
199              else
200                  if (read_pointer <= NUMBER_OF_OUTPUT_WORDS-1) then
201                      if (tx_en = '1') then
202                          -- read pointer is incremented after every read from the FIFO
203                          -->
204                          -- when FIFO read signal is enabled.
205                          -->
206                          read_pointer <= read_pointer + 1;
207                          tx_done <= '0';
208                      end if;
209                  elsif (read_pointer = NUMBER_OF_OUTPUT_WORDS) then
210                      -- tx_done is asserted when NUMBER_OF_OUTPUT_WORDS numbers of
211                      -- streaming data
212                      -- has been out.
213                      -->
214                      tx_done <= '1';
215                  end if;
216              end if;
217          end process;
218
219          --FIFO read enable generation
220
221          tx_en <= M_AXIS_TREADY and axis_tvalid;
222
223          -- FIFO Implementation
224
225          process(M_AXIS_ACLK)
226          variable sig_one : integer := 1;
227          begin
228              if (rising_edge (M_AXIS_ACLK)) then
229                  if(M_AXIS_ARESETN = '0') then
230                      stream_data_out <=
231                          std_logic_vector(to_unsigned(sig_one,C_M_AXIS_TDATA_WIDTH));
232                  elsif (tx_en = '1') then -- iff M_AXIS_TSTRB(byte_index)
233                      -->
234                      stream_data_out <= CUSTOM_DATA; --std_logic_vector(
235                      -->
236                      -- Add user logic here
237                      --stream_data_out <= M_AXIS_STREAM_DATA;
238                      -->
239                      -- User logic ends
240      end implementation;

```

Source Code C.13: Phase Accumulator

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5
6  entity phase_acc is
7      generic(
8          cos_start      : integer := (array_length/4)
9      );
10     port (
11         clk           : in std_logic;
12         rst           : in std_logic;
13         fcw           : in unsigned(3 downto 0);
14         en_wave        : in std_logic;
15         nco            : out std_logic_vector(vector_length-1 downto 0);
16         nco_cos        : out std_logic_vector(vector_length-1 downto 0)
17     );
18 end phase_acc;
19
20 architecture rtl of phase_acc is
21
22     signal fcw_i           : unsigned( 3 downto 0);
23     signal nco_i            : unsigned(31 downto 0);
24     signal nco_cos_i        : unsigned(31 downto 0);
25     signal FTW_i            : unsigned(31 downto 0);
26
27     type t_freq_table is array(0 to 9) of unsigned(31 downto 0);
28     constant C_freq_table : t_freq_table := (
29         "0000000000000001010011110001011",
30         "00000000000000010100111100010110",
31         "000000000000000111110111010100010",
32         "000000000000000101001111000101101",
33         "0000000000000001101000110110111000",
34         "0000000000000001111101110101000100",
35         "0000000000000001001001011001100111",
36         "0000000000000001010011110001011010",
37         "00000000000001011110010111100110",
38         "000000000000011010001101101110001"); -- 1k-10k
39
40 begin
41
42     p_nco8 : process(clk, rst, en_wave)
43     begin
44         if (rst = '1') or en_wave = '0' then
45             nco_i           <= (others => '0');
46             nco_cos_i       <= to_unsigned(cos_start, nco_cos'length) &
47             <> "000000000000000000000000";
48         elsif (rising_edge(clk)) then
49             if (en_wave = '1') then
50                 fcw_i           <= fcw;
51                 nco_i            <= nco_i + FTW_i;
52                 nco_cos_i        <= nco_cos_i + FTW_i; --fcw_i;
53             end if;
54         end if;
55     end process;
56
57     FTW_i    <= (C_freq_table(to_integer(fcw_i)));
58     nco      <= std_logic_vector(nco_i(nco_i'high downto
59             <> nco_i'high-vector_length+1));

```

```
58     nco_cos <= std_logic_vector(nco_cos_i(nco_cos_i'high downto
59                                     &gt; nco_cos_i'high-vector_length+1));
60 end rtl;
```

Source Code C.14: ADC

```

1 -----
2 --
3 --  FileName:      pmod_adc_ad7476a.vhd
4 --  Dependencies:  spi_master_dual_miso.vhd
5 --  Design Software: Quartus Prime Version 17.0.0 Build 595 SJ Lite Edition
6 --
7 --  HDL CODE IS PROVIDED "AS IS." DIGI-KEY EXPRESSLY DISCLAIMS ANY
8 --  WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING BUT NOT
9 --  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
10 -- PART PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL DIGI-KEY
11 -- BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT OR CONSEQUENTIAL
12 -- DAMAGES, LOST PROFITS OR LOST DATA, HARM TO YOUR EQUIPMENT, COST OF
13 -- PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES, ANY CLAIMS
14 -- BY THIRD PARTIES (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF),
15 -- ANY CLAIMS FOR INDEMNITY OR CONTRIBUTION, OR OTHER SIMILAR COSTS.
16 --
17 --  Version History
18 --  Version 1.0 12/19/2019 Scott Larson
19 --  Initial Public Release
20 --
21 -----
22
23 LIBRARY ieee;
24 USE ieee.std_logic_1164.all;
25
26 ENTITY pmod_adc_ad7476a IS
27   GENERIC(
28     clk_freq    : INTEGER := 100; --system clock frequency in MHz
29     spi_clk_div : INTEGER := 3); --spi_clk_div = clk_freq/40 (answer rounded
29                                -- up)
30   PORT(
31     clk          : IN STD_LOGIC;                               --system clock
32     reset_n     : IN STD_LOGIC;                             --active low reset
33     data_in_0   : IN STD_LOGIC;                            --channel 0 serial
33                                -- data from ADC
34     data_in_1   : IN STD_LOGIC;                            --channel 1 serial
34                                -- data from ADC
35     sck         : BUFFER STD_LOGIC;                         --serial clock
36     cs_n        : BUFFER STD_LOGIC_VECTOR(0 DOWNTO 0); --chip select
37     adc_0_data  : OUT STD_LOGIC_VECTOR(11 DOWNTO 0); --channel 0 ADC result
38     adc_1_data  : OUT STD_LOGIC_VECTOR(11 DOWNTO 0)); --channel 1 ADC result
39 END pmod_adc_ad7476a;
40
41 ARCHITECTURE behavior OF pmod_adc_ad7476a IS
42   SIGNAL spi_rx_data_0 : STD_LOGIC_VECTOR(15 DOWNTO 0); --latest channel 0
42                                -- data received
43   SIGNAL spi_rx_data_1 : STD_LOGIC_VECTOR(15 DOWNTO 0); --latest channel 1
43                                -- data received
44   SIGNAL spi_ena       : STD_LOGIC;                      --enable for spi bus
45   SIGNAL spi_busy      : STD_LOGIC;                      --busy signal from spi
45                                -- bus
46
47 --declare SPI Master component
48 COMPONENT spi_master_dual_miso IS
49   GENERIC(
50     slaves : INTEGER := 1;    --number of spi slaves
51     d_width : INTEGER := 16); --data bus width
52   PORT(
53     clock      : IN STD_LOGIC;                           --system clock

```

```

54      reset_n : IN STD_LOGIC; --asynchronous
55      enable : IN STD_LOGIC; --initiate
56      cpol : IN STD_LOGIC; --spi clock
57      cpha : IN STD_LOGIC; --spi clock phase
58      cont : IN STD_LOGIC; --continuous mode
59      clk_div : IN INTEGER; --system clock
60      addr : IN INTEGER; --address of
61      tx_data : IN STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --data to
62      miso_0 : IN STD_LOGIC; --master in,
63      miso_1 : IN STD_LOGIC; --master in,
64      sclk : BUFFER STD_LOGIC; --spi clock
65      ss_n : BUFFER STD_LOGIC_VECTOR(slaves-1 DOWNTO 0); --slave select
66      mosi : OUT STD_LOGIC; --master out,
67      busy : OUT STD_LOGIC; --busy / data
68      rx_data_0 : OUT STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --data received,
69      rx_data_1 : OUT STD_LOGIC_VECTOR(d_width-1 DOWNTO 0)); --data received,
70      END COMPONENT spi_master_dual_miso;
71
72 BEGIN
73
74  --instantiate and configure the SPI Master component
75  spi_master_dual_miso: spi_master_dual_miso
76    GENERIC MAP(slaves => 1, d_width => 16)
77    PORT MAP(clock => clk, reset_n => reset_n, enable => spi_ena, cpol => '1',
78              cpha => '0', cont => '0', clk_div => spi_clk_div, addr => 0,
79              tx_data => (OTHERS => '0'), miso_0 => data_in_0, miso_1 =>
80              data_in_1,
81              sclk => sck, ss_n => cs_n, mosi => open, busy => spi_busy,
82              rx_data_0 => spi_rx_data_0, rx_data_1 => spi_rx_data_1);
83
84  PROCESS(clk)
85    VARIABLE count : INTEGER := 0;
86  BEGIN
87    IF(reset_n = '0') THEN --asynchronous reset
88      count := 0; --clear clock counter
89      spi_ena <= '0'; --clear enable signal for serial
90    ELSIF(clk'EVENT AND clk = '1') THEN --rising system clock edge
91      IF(spi_busy = '0') THEN --serial transaction with ADC not in
92        IF(spi_ena = '1') THEN --process
93          IF(count < clk_freq/20-2) THEN --wait at least 50ns between serial
94            count := count + 1; --increment clock counter
95            spi_ena <= '0'; --do not enable serial
96          ELSE --50ns wait time met
97            spi_ena <= '1'; --enable next serial transaction
98          END IF;

```

```

97      ELSE                                --serial transaction with ADC in
98          → process
99          count := 0;                      --clear clock counter
100         spi_ena <= '0';                  --clear enable signal for next
101         → transaction
102     END IF;
103     END IF;
104     END PROCESS;
105     -- 12 downto 1
106     adc_0_data <= spi_rx_data_0(11 DOWNTO 0); --assign channel 0 ADC data bits to
107     → output
108     adc_1_data <= spi_rx_data_1(11 DOWNTO 0); --assign channel 1 ADC data bits to
109     → output
110
111 END behavior;

```

Source Code C.15: DAC

```

1  -----
2  --
3  --  FileName:      pmod_dac_ad5628.vhd
4  --  Dependencies:  spi_master.vhd
5  --  Design Software: Quartus Prime Version 17.0.0 Build 595 SJ Lite Edition
6  --
7  --  HDL CODE IS PROVIDED "AS IS." DIGI-KEY EXPRESSLY DISCLAIMS ANY
8  --  WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING BUT NOT
9  --  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
10 --  PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL DIGI-KEY
11 --  BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT OR CONSEQUENTIAL
12 --  DAMAGES, LOST PROFITS OR LOST DATA, HARM TO YOUR EQUIPMENT, COST OF
13 --  PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES, ANY CLAIMS
14 --  BY THIRD PARTIES (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF),
15 --  ANY CLAIMS FOR INDEMNITY OR CONTRIBUTION, OR OTHER SIMILAR COSTS.
16 --
17 --  Version History
18 --  Version 1.0 06/17/2020 Scott Larson
19 --      Initial Public Release
20 --
21 -----
22
23 LIBRARY ieee;
24 USE ieee.std_logic_1164.all;
25
26 ENTITY pmod_dac_ad5628 IS
27   GENERIC(
28     clk_freq    : INTEGER := 50;  --system clock frequency in MHz
29     spi_clk_div : INTEGER := 1); --spi_clk_div = clk_freq/100 (answer rounded
30     -- up)
31   PORT(
32     clk          : IN      STD_LOGIC;                      --system clock
33     reset_n     : IN      STD_LOGIC;                      --active low
34     -- asynchronous reset
35     dac_tx_ena  : IN      STD_LOGIC;                      --enable transaction
36     -- with DAC
37     dac_cmd     : IN      STD_LOGIC_VECTOR(3 DOWNTO 0);  --command to send to DAC
38     dac_addr    : IN      STD_LOGIC_VECTOR(3 DOWNTO 0);  --address to send to DAC
39     dac_data    : IN      STD_LOGIC_VECTOR(11 DOWNTO 0); --data value to send to
40     -- DAC
41     busy        : OUT     STD_LOGIC;                      --indicates when
42     -- transactions with DAC can be initiated
43     mosi        : OUT     STD_LOGIC;                      --SPI bus to DAC: master
44     -- out, slave in (DIN)
45     sclk        : BUFFER  STD_LOGIC;                      --SPI bus to DAC: serial
46     -- clock (SCLK)
47     ss_n        : BUFFER  STD_LOGIC_VECTOR(0 DOWNTO 0)); --SPI bus to DAC: slave
48     -- select (~SYNC)
49   END pmod_dac_ad5628;
50
51
52 ARCHITECTURE behavior OF pmod_dac_ad5628 IS
53   TYPE machine IS(start, configure, pause, ready, send_data); --needed states
54   SIGNAL state       : machine := start;                      --state machine
55   SIGNAL spi_busy_prev : STD_LOGIC;                          --previous value of
56   -- the SPI component's busy signal
57   SIGNAL spi_busy    : STD_LOGIC;                          --busy signal from
58   -- SPI component
59   SIGNAL spi_ena     : STD_LOGIC;                          --enable for SPI
60   -- component

```

```

49  SIGNAL spi_tx_data : STD_LOGIC_VECTOR(31 DOWNTO 0);           --transmit data for
   → SPI component
50
51 --declare SPI Master component
52 COMPONENT spi_master IS
53   GENERIC(
54     slaves : INTEGER := 1;    --number of spi slaves
55     d_width : INTEGER := 32); --data bus width
56   PORT(
57     clock : IN      STD_LOGIC;           --system clock
58     reset_n : IN      STD_LOGIC;         --asynchronous
   →  reset
59     enable : IN      STD_LOGIC;          --initiate
   →  transaction
60     cpol : IN      STD_LOGIC;           --spi clock
   →  polarity
61     cpha : IN      STD_LOGIC;           --spi clock phase
62     cont : IN      STD_LOGIC;           --continuous mode
   →  command
63     clk_div : IN      INTEGER;          --system clock
   →  cycles per 1/2 period of sclk
64     addr : IN      INTEGER;            --address of slave
65     tx_data : IN      STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --data to transmit
66     miso : IN      STD_LOGIC;           --master in, slave
   →  out
67     sclk : BUFFER STD_LOGIC;           --spi clock
68     ss_n : BUFFER STD_LOGIC_VECTOR(slaves-1 DOWNTO 0); --slave select
69     mosi : OUT      STD_LOGIC;           --master out, slave
   →  in
70     busy : OUT      STD_LOGIC;          --busy / data ready
   →  signal
71     rx_data : OUT      STD_LOGIC_VECTOR(d_width-1 DOWNTO 0)); --data received
72 END COMPONENT spi_master;
73
74 BEGIN
75
76   --instantiate the SPI Master component
77   spi_master_0: spi_master
78     GENERIC MAP(slaves => 1, d_width => 32)
79     PORT MAP(clock => clk, reset_n => reset_n, enable => spi_ena, cpol => '1',
   →  cpha => '0',
80       cont => '0', clk_div => spi_clk_div, addr => 0, tx_data =>
   →  spi_tx_data, miso => '0',
81       sclk => sclk, ss_n => ss_n, mosi => mosi, busy => spi_busy, rx_data
   →  => open);
82
83   PROCESS(clk, reset_n)
84     VARIABLE count : INTEGER RANGE 0 TO clk_freq*100 := 0; --counter
85   BEGIN
86
87     IF(reset_n = '0') THEN
88       spi_ena <= '0';           --reset activated
89       spi_tx_data <= (OTHERS => '0'); --clear SPI component enable
90       busy <= '1';             --clear SPI component transmit data
91       state <= start;          --indication component is unavailable
92     ELSIF(clk'EVENT AND clk = '1') THEN --restart state machine
93       spi_busy_prev <= spi_busy; --rising edge of system clock
94
95     CASE state IS
96       --state machine
97
98       --entry state, give DAC 100us to power up before communicating

```

```

99      WHEN start =>
100        busy <= '1';                                --component is busy, DAC not yet
101        ↪ available
102        IF(count < clk_freq*100) THEN           --100us not yet reached
103          count := count + 1;                      --increment counter
104        ELSE                                     --100us reached
105          count := 0;                            --clear counter
106          state <= configure;                  --advance to configure the DAC
107        END IF;
108
109      --perform SPI transaction to turn on internal voltage reference
110      WHEN configure =>
111        IF(spi_busy = '0' AND spi_busy_prev = '0') THEN    --no command sent
112          spi_ena <= '1';                            --enable
113          ↪ transaction with DAC
114          spi_tx_data <= "00001000000000000000000000000001";   --send data to
115          ↪ turn on internal voltage reference
116        ELSIF(spi_busy = '1') THEN                   --transaction
117          ↪ underway
118          spi_ena <= '0';                            --clear
119        ELSE                                     --transaction
120          ↪ complete
121          state <= pause;                         --advance to
122          ↪ pause state
123        END IF;
124
125      --pauses 20ns between SPI transactions
126      WHEN pause =>
127        IF(count < clk_freq/50) THEN             --less than 20ns
128          count := count + 1;                      --increment counter
129        ELSE                                     --20ns has elapsed
130          count := 0;                            --clear counter
131          busy <= '0';                           --indicate component is ready for a
132          ↪ transaction
133          state <= ready;                        --advance to ready state
134        END IF;
135
136
137      --wait for a new transaction and latch it in
138      WHEN ready =>
139        IF(dac_tx_ena = '1') THEN
140          ↪ transaction to DAC requested
141          spi_tx_data <= "0000" & dac_cmd & dac_addr & dac_data & "00000000";
142          ↪ latch in data stream to send
143          busy <= '1';
144          ↪ indicate transaction is in progress
145          state <= send_data;
146          ↪ advance to sending transaction
147        END IF;
148
149      --performs SPI transaction to DAC
150      WHEN send_data =>
151        IF(spi_busy = '0' AND spi_busy_prev = '0') THEN  --transaction not
152          ↪ started
153          spi_ena <= '1';                            --enable SPI
154          ↪ transaction
155        ELSIF(spi_busy = '1') THEN                   --transaction underway
156          spi_ena <= '0';                            --clear enable
157          ↪
158        ELSE                                     --transaction complete
159          state <= pause;                         --return to pause
160          ↪ state

```

```
145      END IF;
146
147      --default to start state
148      WHEN OTHERS =>
149          state <= start;
150
151      END CASE;
152      END IF;
153  END PROCESS;
154  END behavior;
```

Source Code C.16: Signal Loop

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5  use work.sine_wave_pkg.all;
6  use work.timer_pkg.all;
7
8  entity signal_loop_rand is
9    port (
10      clk          : in std_logic;
11      rst          : in std_logic;
12      btn          : in std_logic_vector(3 downto 0);
13      period_str   : out std_logic;
14      done_ld      : out std_logic;
15      fcw_out      : out std_logic_vector(3 downto 0);
16      sin          : out std_logic_vector(vector_length-1 downto 0);
17      cos          : out std_logic_vector(vector_length-1 downto 0);
18      measurement  : out unsigned(4 downto 0);
19      n_electrode  : out unsigned(5 downto 0)
20    );
21  end entity signal_loop_rand;
22
23  architecture rtl of signal_loop_rand is
24
25  signal fcw_i, fcw_delayed : unsigned(3 downto 0);
26  signal sin_i, sin_ref_i   : std_logic_vector(vector_length-1 downto 0);
27  signal cos_i, cos_ref_i   : std_logic_vector(vector_length-1 downto 0);
28  signal en_delay, en_wave  : std_logic;
29  signal busy               : std_logic;
30
31
32  component dds_rand is
33    port(
34      clk          : in std_logic;
35      rst          : in std_logic;
36      fcw          : in unsigned(3 downto 0);
37      en_wave      : in std_logic;
38      sin          : out std_logic_vector(vector_length-1 downto 0);
39      cos          : out std_logic_vector(vector_length-1 downto 0)
40    );
41  end component dds_rand;
42
43
44  component electrode_master is
45    port(
46      clk          : in std_logic;
47      rst          : in std_logic;
48      btn          : in std_logic_vector(3 downto 0);
49      n_electrode  : out unsigned(5 downto 0);
50      measurement  : out unsigned(4 downto 0);
51      fcw          : out unsigned(3 downto 0);
52      period_str   : out std_logic;
53      en_wave      : out std_logic;
54      en_delay     : out std_logic;
55      done_mux     : out std_logic
56    );
57  end component electrode_master;
58
59

```

```

60    begin
61
62      DDS_out: dds_rand
63      port map(
64        clk      =>      clk,
65        rst      =>      rst,
66        fcw      =>      fcw_i,
67        en_wave  =>      en_wave,
68        sin      =>      sin_i,
69        cos      =>      cos_i
70      );
71
72      MUX: electrode_master
73      port map(
74        clk      =>      clk,
75        rst      =>      rst,
76        btn      =>      btn,
77        n_electrode =>  n_electrode,
78        measurement =>  measurement,
79        fcw      =>      fcw_i,
80        period_str =>  period_str,
81        en_wave  =>      en_wave,
82        en_delay  =>      en_delay,
83        done_mux  =>      done_ld
84      );
85
86      --DDS_ref: dds_rand
87      --port map(
88        -- clk      =>      clk,
89        -- rst      =>      rst,
90        -- en_wave  =>      en_delay,
91        -- sin      =>      sin_ref_i,
92        -- cos      =>      cos_ref_i
93        --);
94
95      sin <= sin_i;
96      --sin_ref <= sin_ref_i;
97      cos <= cos_i;
98      fcw_out <= std_logic_vector(fcw_i);
99
100   end architecture rtl;

```

Source Code C.17: Sine table

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5  use work.sine_wave_pkg.all;
6
7  entity sin_table is
8    port (
9      clk          : in std_logic;
10     sin_addr     : in unsigned(vector_length-1 downto 0);
11     cos_addr     : in unsigned(vector_length-1 downto 0);
12     sin          : out std_logic_vector(vector_length-1 downto 0);
13     cos          : out std_logic_vector(vector_length-1 downto 0)
14   );
15 end entity sin_table;
16
17 architecture rtl of sin_table is
18
19 begin
20
21   p_sin : process(clk)
22   begin
23     if(rising_edge(clk)) then
24       sin <= C_SIN_TABLE(to_integer(sin_addr));
25       cos <= C_SIN_TABLE(to_integer(cos_addr));
26     end if;
27   end process p_sin;
28
29 end rtl;
```

Source Code C.18: Sine wave package

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5
6  package sine_wave_pkg is
7
8      type t_sin_table is array(0 to array_length-1) of
9          std_logic_vector(vector_length-1 downto 0);
10     constant C_sin_table : t_sin_table := (
11         "011111111111", "100000000010", "100000000101", "100000001000", "100000001100",
12         "100000001111", "100000010010", "100000010101", "100000011000",
13         "100000011011", "100000011110", "100000100010", "100000100101",
14         "100000101000", "100000101011", "100000101110", "100000110001",
15         "100000110100", "100000111000", "100000111011", "100000111110",
16         "100000110001", "100000100010", "100000100011", "100000100100",
17         "1000001001101", "1000001010001", "1000001010100", "1000001010111",
18         "1000001011010", "1000001011101", "1000001100000", "1000001100011",
19         "1000001100111", "1000001101010", "1000001101101", "1000001110000",
20         "1000001110011", "1000001110110", "1000001111001", "1000001111101",
21         "1000010000000", "1000010000011", "1000010000110", "1000010001001",
22         "1000010001100", "1000010001111", "1000010010010", "1000010010110",
23         "1000010011001", "1000010011100", "1000010011111", "1000010100010",
24         "1000010100101", "1000010101000", "1000010101011", "1000010101111",
25         "1000010110010", "1000010110101", "1000010111000", "1000010111011",
26         "100001011110", "1000011000001", "1000011000101", "1000011001000",
27         "1000011001011", "1000011001110", "1000011010001", "1000011010100",
28         "1000011010111", "1000011011010", "1000011011110", "1000011100001",
29         "1000011100100", "1000011100111", "1000011101010", "1000011101101",
30         "1000011110000", "1000011110011", "1000011110110", "1000011111010",
31         "1000011111101", "1000010000000", "1000010000011", "1000010000110",
32         "1000010000111", "1000010001100", "1000010001111", "10000100010010",
33         "1000010001110", "10000100011001", "10000100011100", "10000100011111",
34         "10000100010010", "100001000100101", "100001000101000", "100001000101011",
35         "10000100010110", "100001000101101", "100001000110010", "100001000110101",
36         "10000100011010", "100001000110101", "100001000111010", "100001000111101"
```



```

13    "101110001100", "101110001111", "101110010010", "101110010101", "101110010111",
→   "101110011010", "101110011101", "101110100000", "101110100011",
→   "101110100101", "101110101000", "101110101011", "101110101110",
→   "101110110001", "101110110011", "101110110110", "101110111001",
→   "101110111100", "101110111110", "101111000001", "101111000100",
→   "101111000111", "101111001001", "101111001100", "101111001111",
→   "101111010010", "101111010101", "101111010111", "101111011010",
→   "101111011101", "101111100000", "101111100010", "101111100101",
→   "101111101000", "101111101010", "101111101101", "101111110000",
→   "101111110011", "101111110101", "101111111000", "101111111011",
→   "101111111110", "110000000000", "110000000011", "110000000110",
→   "110000001000", "110000001011", "110000001110", "110000001001",
→   "110000001001", "110000001010", "110000001101", "110000001101",
→   "110000001110", "110000010001", "110000100011", "110000100110",
→   "1100000101001", "1100000101011", "1100000101110", "1100000110001",
→   "1100000110100", "1100000110110", "110000111001", "110000111100",
→   "110000111110", "110000100001", "110001000011", "110001000110",
→   "1100010001001", "1100010001011", "1100010001110", "1100010001001",
→   "1100010001011", "1100010001010", "11000101001", "110001011011",
→   "11000101110", "110001010001", "110001010011", "1100010100110",
→   "110001100100", "1100011001011", "1100011001110", "110001100000",
→   "110001110011", "110001110101", "1100011101100", "110001110111",
→   "110001111101", "110010000000", "110010000010", "110010000101",
→   "110010001000", "110010001010", "110010001101", "110010001111",
→   "110010001010", "110010001011", "110010001111",
14   "1100100011010", "1100100011100", "110010011111", "110010100001", "110010100100",
→   "110010100110", "110010101001", "110010101100", "110010101110",
→   "110010110001", "110010110011", "110010110110", "110010111000",
→   "110010111011", "110010111101", "110011000000", "110011000010",
→   "1100110000101", "110011000111", "110011001010", "110011001100",
→   "110011001111", "1100110010001", "1100110010100", "1100110010110",
→   "110011011001", "110011011011", "110011011110", "110011100000",
→   "110011100011", "110011100101", "110011101000", "110011101010",
→   "110011101101", "110011101111", "110011110010", "110011110100",
→   "110011110111", "110011110001", "110011111100", "110011111110",
→   "110100000001", "110100000011", "110100000101", "110100001000",
→   "110100001010", "110100001101", "110100001111", "1101000010010",
→   "110100010100", "110100010110", "110100011001", "110100011011",
→   "110100011101", "110100010000", "110100100011", "110100100101",
→   "110100100111", "1101001001010", "110100101100", "110100101111",
→   "110100110001", "110100110011", "110100110110", "110100111000",
→   "110100111010", "110100111101", "110100111111", "110101000010",
→   "110101000100", "110101000110", "110101001001", "110101001011",
→   "110101001101", "1101010010000", "110101001010", "110101010100",
→   "110101010111", "110101011001", "110101011011", "110101011110",
→   "110101100000", "110101100010", "110101100101", "110101100111",
→   "110101101001", "110101101100", "110101101110", "110101110000",
→   "110101110010", "110101110101", "110101110111", "110101111001",
→   "110101111100", "110101111110", "110110000000", "110110000010",
→   "110110000101", "110110000111", "110110001001", "110110001011",

```

```

15   "110110001100", "110110001110", "110110010000", "110110010010", "110110010101",
→   "110110010111", "110110011001", "110110011011", "110110011110",
→   "110110100000", "110110100010", "110110100100", "110110100110",
→   "110110101001", "110110101011", "110110101101", "110110101111",
→   "110110110010", "110110110100", "110110110110", "110110111000",
→   "110110111010", "110110111100", "110110111111", "110111000001",
→   "110111000011", "110111000101", "110111000111", "110111001010",
→   "110111001100", "110111001110", "110111010000", "110111010010",
→   "110111010100", "110111010110", "110111011001", "110111011011",
→   "110111011101", "110111011111", "110111000001", "110111100011",
→   "110111100101", "110111101000", "110111101010", "110111101100",
→   "110111101110", "110111100000", "110111100010", "110111101000",
→   "110111101100", "110111101110", "110111111010", "110111111100",
→   "110111111111", "111000000001", "111000000011", "111000000101",
→   "111000000111", "1110000001001", "1110000001011", "1110000001101",
→   "111000001111", "1110000010001", "1110000010011", "1110000010101",
→   "1110000010111", "1110000011001", "1110000011011", "1110000011101",
→   "1110000011111", "1110000010001", "11100000100011", "11100000100101",
→   "111000010011", "1110000101001", "111000101011", "111000101101",
→   "111000101111", "111000110001", "111000110011", "111000110101",
→   "111000110111", "111000111001", "111000111011", "111000111101",
→   "111000111111", "111001000001", "111001000011", "111001000101",
→   "111001000111", "111001001001", "111001001011", "111001001101",
→   "111001001111", "111001010001", "111001010011", "111001010100",
→   "111001010111", "111001011001", "111001011011", "111001011100",
→   "111001011101", "111001011100", "111001011100", "111001111010",
→   "111001111100", "111001111110", "111010000000", "111010000001",
→   "111010000011", "111010000101", "111010000111", "111010001001",
→   "111010001010", "111010001100", "111010001110", "111010010000",
→   "111010010010", "111010010011", "111010010101", "111010010111",
→   "111010011001", "111010011010", "111010011100", "111010011110",
→   "111010100000", "111010100010", "111010100011", "111010100101",
→   "111010100111", "111010101000", "111010101010", "111010101100",
→   "111010101111", "111010101111", "111010110001", "111010110011",
→   "111010110101", "111010110110", "111010111000", "111010111010",
→   "111010111011", "111010111101", "111010111111", "111011000000",
→   "111011000000", "1110110000100", "1110110000101", "1110110000111",
→   "111011001001", "111011001100", "111011001110", "111011001110",
→   "111011001111", "111011010001", "111011010011", "111011010100",
→   "111011010110", "111011011000", "111011011001", "111011011011",
→   "111011011100", "111011011110", "111011100000", "111011100001",
→   "111011100011", "111011101001", "111011101011", "111011101110",
→   "111011101111", "111011110001", "111011110011", "111011110100",
→   "111011110110", "111011110111", "111011111001", "111011111010",
→   "111011111100", "111011111110", "111011111111", "111100000000",
→   "111100000010", "111100000011", "1111000000101",

```

```

17    "111100000110", "111100001000", "111100001001", "111100001011", "111100001100",
→   "111100001110", "111100001111", "111100010001", "111100010010",
→   "111100010100", "111100010101", "111100010111", "111100011000",
→   "111100011001", "111100011011", "111100011100", "111100011110",
→   "111100011111", "111100010001", "111100100010", "111100100011",
→   "111100100101", "111100100110", "111100101000", "111100101001",
→   "111100101010", "111100101100", "111100101101", "111100101111",
→   "111100110000", "111100110001", "111100110011", "111100110100",
→   "111100110001", "111100110011", "111100110011", "111100110100",
→   "111100110101", "111100110111", "111100111000", "111100111001",
→   "111100111011", "111100111100", "111100111101", "111100111111",
→   "111101000000", "111101000001", "111101000011", "111101000100",
→   "111101000101", "111101000111", "111101001000", "111101001001",
→   "111101001011", "111101001100", "111101001101", "111101001110",
→   "111101010000", "111101010001", "111101010010", "111101010011",
→   "111101010101", "111101010110", "111101010111", "111101011000",
→   "111101011010", "111101011011", "111101011100", "111101011101",
→   "111101011100", "111101011100", "111101100001", "111101100010",
→   "111101100011", "111101100101", "111101100110", "111101100111",
→   "111101101000", "111101101001", "111101101010", "111101101100",
→   "111101101101", "111101101110", "111101101111", "111101110000",
→   "111101110001", "111101110011", "111101110100", "111101110101",
→   "111101110110", "111101110111", "111101111000", "111101111001",
→   "111101111101", "111101111100", "111101111110", "111101111110",
→   "111101111111", "111101000000", "111100000001", "111100000010",
→   "111100000011", "111100001000", "111100001011",
18   "11110000110", "11110000111", "11110001000", "11110001001", "11110001011",
→   "11110001100", "11110001101", "11110001110", "11110001111",
→   "11110010000", "11110010001", "11110010010", "11110010011",
→   "11110010100", "11110010101", "11110010110", "11110010111",
→   "11110011000", "11110011001", "11110011010", "11110011011",
→   "11110011100", "11110011101", "11110011110", "11110011111",
→   "11110011111", "111100100000", "11110100001", "11110100010",
→   "11110100011", "11110100100", "11110100101", "11110100110",
→   "11110100111", "11110101000", "11110101001", "11110101001",
→   "11110101010", "11110101011", "11110101100", "11110101101",
→   "11110101110", "11110101111", "11110110000", "11110110000",
→   "11110110001", "11110110010", "11110110011", "11110110100",
→   "11110110101", "11110110110", "11110110110", "11110110111",
→   "11110111000", "11110111001", "11110111010", "11110111010",
→   "11110111011", "11110111100", "11110111101", "11110111110",
→   "11110111110", "11110111111", "111110000000", "111110000001",
→   "111110000001", "111110000010", "111110000011", "11111000100",
→   "11111000100", "11111000101", "11111000110", "11111000111",
→   "11111000111", "111110001000", "111110001001", "111110001001",
→   "111110001010", "111110001011", "111110001100", "111110001100",
→   "111110001101", "111110001110", "111110001110", "111110001111",
→   "1111100011000", "1111100011000", "1111100011001", "1111100011001",
→   "1111100011001", "1111100011011", "1111100011100", "1111100011111",
→   "1111100011010", "1111100011011", "1111100011100", "1111100011111",
→   "1111100011011", "1111100011101", "1111100011110", "1111100011111",
→   "1111100011101", "1111100011110", "1111100011111", "1111100011111",
→   "1111100011110", "1111100011111", "1111100011111", "1111100011111",
→   "1111100011111", "1111100011111", "1111100011111", "1111100011111"

```



```

23      "111101001001", "111101001000", "111101000111", "111101000101", "111101000100",
→    "111101000011", "111101000001", "111101000000", "111100111111",
→    "111100111101", "111100111100", "111100111011", "111100111001",
→    "111100111000", "111100110111", "111100110101", "111100110100",
→    "111100110011", "111100110001", "111100110000", "111100101111",
→    "111100101101", "111100101100", "111100101010", "111100101001",
→    "111100101000", "111100100110", "111100100101", "111100100011",
→    "111100100010", "111100100001", "111100011111", "111100011110",
→    "111100011100", "111100011011", "111100011001", "111100011000",
→    "111100010111", "111100010101", "111100010100", "111100010010",
→    "111100010001", "111100001111", "111100001110", "111100001100",
→    "111100001011", "111100001001", "111100001000", "11110000110",
→    "111100000101", "111100000011", "111100000010", "111100000000",
→    "111011111111", "111011111101", "111011111100", "111011111010",
→    "111011111001", "111011111011", "111011110110", "111011110100",
→    "111011110011", "111011110001", "111011101111", "111011101110",
→    "111011101100", "111011101011", "111011101001", "111011101000",
→    "111011100110", "111011100100", "111011100011", "11101110001",
→    "111011100000", "111011011110", "111011011100", "111011011011",
→    "111011011001", "111011011000", "111011010110", "111011010100",
→    "111011010011", "111011010001", "111011001111", "111011001110",
→    "111011010000", "111011001101", "111011001100", "11101100110",
→    "111010111111", "111010111101", "111010111100", "111010111010",
→    "111010111011", "111010111001", "111010110111", "111010110110",
→    "111010110100", "111010110011", "111010110010", "111010110001",
→    "111010110000", "111010110001", "111010110000", "111010110011",
→    "111010101111", "111010101101", "111010101100", "11101010110",
→    "111010101001", "111010101000", "111010100111", "111010100101",
→    "111010100011", "111010100001", "111010100000", "111010011110",
→    "111010011100", "111010011010", "111010011001", "111010011011",
→    "111010010101", "111010010011", "111010010010", "111010010000",
→    "111010001110", "111010001100", "111010001010", "111010001001",
→    "111010001011", "111010001001", "111010001000", "11101000100001",
→    "111010001000", "111001111110", "111001111100", "111001111010",
→    "111001111000", "111001110110", "111001110100", "111001110011",
→    "111001110001", "111001110000", "111001101111", "111001101110",
→    "111001101100", "111001101100", "111001010110", "111001010100",
→    "111001010010", "111001010001", "111001001111", "111001001101",
→    "111001001001", "111001001000", "111001000111", "111001000101",
→    "111001000011", "111001000001", "111000111111", "111000111101",
→    "111000111011", "111000111001", "111000110111", "111000110101",
→    "111000110011", "111000110001", "111000101111", "111000101101",
→    "111000101011", "111000101001", "111000100111", "111000100101",
→    "111000100011", "111000100001", "111000011111", "111000011101",
→    "111000011011", "111000011001", "111000010111", "111000010101",
→    "111000010011", "111000010001", "111000001111", "111000001101",
→    "111000001001", "111000001000", "111000000111", "111000000101",
→    "111000000111", "111000000101", "110111111111", "110111111100",
→    "110111111010", "110111111000", "110111111010", "110111111010"

```

```

25      "110111110100", "110111110010", "110111110000", "110111101110", "110111101100",
→    "110111101010", "110111101000", "110111100101", "110111100011",
→    "110111100001", "110111011111", "110111011101", "110111011011",
→    "110111011001", "110111010110", "110111010100", "110111010010",
→    "110111010000", "110111001110", "110111001100", "110111001010",
→    "110111000111", "110111000101", "110111000011", "110111000001",
→    "110110111100", "110110111100", "110110111010", "110110111000",
→    "110110110110", "110110110100", "110110110010", "110110110111",
→    "110110101101", "110110101011", "110110101001", "110110100110",
→    "110110100100", "110110100010", "110110100000", "110110011110",
→    "110110011011", "110110011001", "110110010111", "110110010101",
→    "110110010010", "110110010000", "110110001110", "110110001100",
→    "110110001001", "110110000111", "110110000101", "110110000010",
→    "110110000000", "110101111110", "110101111100", "110101111001",
→    "110101111011", "1101011110101", "1101011110010", "110101111000",
→    "110101101110", "110101101100", "110101101001", "110101100111",
→    "110101100101", "110101100010", "110101100000", "110101011110",
→    "110101011001", "1101010110011", "110101010111", "110101010100",
→    "110101010010", "110101010000", "110101001101", "110101001011",
→    "110101001001", "110101000110", "110101000100", "110101000010",
→    "110100111111", "110100111101", "110100111010", "110100111000",
→    "110100111010", "110100110011", "110100110001", "110100101111",
→    "110100101100", "110100101010", "110100100111", "110100100101",
→    "110100100011", "110100100000", "110100011110", "110100011011",
→    "110100011001", "1101000110011", "110100010111", "110100010100",
26      "1101000010010", "110100001111", "110100001101", "110100001010", "110100001000",
→    "110100000101", "110100000011", "110100000001", "110011111110",
→    "110011111100", "110011111001", "110011110111", "110011110100",
→    "110011110010", "110011101111", "110011101101", "110011101010",
→    "110011101000", "110011100101", "110011100011", "110011100000",
→    "110011011110", "110011011011", "110011011001", "110011010110",
→    "110011010100", "110011010001", "110011001111", "110011001100",
→    "110011001010", "110011000111", "110011000101", "110011000010",
→    "110011000000", "110010111101", "110010111101", "110010111100",
→    "110010111010", "110010110011", "110010110001", "110010110010",
→    "110010110000", "110010110000", "110010110000", "110010110000",
→    "110010101110", "110010101001", "110010100111", "110010100100",
→    "110010100001", "110010011111", "110010011100", "110010011010",
→    "110010010111", "110010010101", "110010010010", "110010001111",
→    "110010001011", "110010001010", "110010001000", "110010000101",
→    "110010000010", "110001000000", "110001111101", "110001111011",
→    "110001111000", "110001110101", "110001110011", "110001110000",
→    "110001101110", "110001101011", "110001101000", "110001100110",
→    "110001100011", "110001100001", "110001011110", "110001011011",
→    "110001011001", "110001010110", "110001010011", "110001010001",
→    "110001001110", "110001001011", "110001001001", "110001000110",
→    "110001000011", "110001000001", "110000111110", "110000111100",
→    "110000111001", "110000110110", "110000110100", "110000110001",
→    "110000101110", "110000101011", "110000101001", "110000100110",
→    "110000100011", "110000100001", "110000011110", "110000011100",
→    "110000011011", "110000010110", "110000010101", "110000010011",
→    "110000010001", "1100000100011", "110000011110", "110000011011",
→    "110000011001", "1100000110011", "110000010111", "110000010101"

```

```

27      "110000010001", "110000001110", "110000001011", "110000001000", "1100000000110",
→      "110000000011", "110000000000", "101111111110", "1011111111011",
→      "1011111111000", "101111110101", "101111110011", "101111110000",
→      "101111101101", "101111101010", "101111101000", "101111100101",
→      "101111100010", "101111100000", "101111011101", "101111011010",
→      "101111010111", "101111010101", "101111010010", "101111001111",
→      "101111001100", "101111001001", "101111000111", "101111000100",
→      "101111000001", "101110111110", "101110111100", "101110111001",
→      "101110111010", "101110110011", "101110110001", "101110101110",
→      "101110101011", "101110101000", "101110100101", "101110100011",
→      "101110100000", "101110011101", "101110011010", "101110010111",
→      "101110010101", "101110010010", "101110001111", "101110001100",
→      "101110001001", "101110000110", "101110000100", "101110000001",
→      "101101111110", "101101111011", "101101111000", "101101110110",
→      "101101110011", "101101110000", "101101101101", "101101101010",
→      "101101100111", "101101100101", "101101100010", "101101011111",
→      "101101011100", "101101011001", "101101010110", "101101010101",
→      "101101010001", "101101001110", "101101001011", "101101001000",
→      "101101000101", "101101000010", "101100111111", "101100111101",
→      "101100111010", "101100110111", "101100110100", "101100110001",
→      "101100101110", "101100101011", "101100101000", "101100100110",
→      "101100100011", "101100100000", "101100011101", "101100011010",
→      "101100010111", "101100010100", "101100010001", "101100001110",
→      "101100001011", "101100001001", "101100000110", "101100000011",
→      "101100000000", "101011111101", "1010111111010",
28      "101011110111", "101011110100", "101011110001", "101011101110", "101011101011",
→      "101011101000", "101011100110", "101011100011", "101011100000",
→      "101011011101", "101011011010", "101011010111", "101011010100",
→      "101011010001", "101011001110", "101011001011", "101011001000",
→      "101011000101", "101011000010", "101010111111", "101010111100",
→      "101010111001", "101010110111", "101010110100", "101010110001",
→      "101010101110", "101010101011", "101010101000", "101010101001",
→      "101010100010", "101010011111", "101010011100", "101010011001",
→      "101010011100", "101010011011", "101010011000", "101010011001",
→      "101010011000", "101001110011", "101001110000", "101001110001",
→      "101001100011", "101001100000", "101001100000", "101001100001",
→      "101001011010", "101001010111", "101001010100", "101001010001",
→      "101001010100", "101001001011", "101001001000", "101001000101",
→      "101001000010", "101000111111", "101000111100", "101000111001",
→      "101000110110", "101000110011", "101000110000", "101000101101",
→      "101000101010", "101000100111", "101000100100", "101000100001",
→      "101000011110", "101000011011", "101000011000", "101000010101",
→      "101000000110", "101000000011", "101000000000", "100111111101",
→      "100111111010", "100111110110", "100111110011", "100111110000",
→      "100111110101", "100111110100", "100111110011", "100111110000",
→      "100111100001", "100111011110", "100111011011", "100111011000",
→      "100111010101", "100111010010", "100111001111", "100111011000",

```

```

29      "100111001100", "100111001001", "100111000110", "100111000011", "100111000000",
→      "100110111100", "100110111001", "100110110110", "100110110011",
→      "100110110000", "100110101101", "100110101010", "100110100111",
→      "100110100100", "100110100001", "100110011110", "100110011011",
→      "100110011000", "100110010101", "100110010001", "100110001110",
→      "100110001011", "100110001000", "100110000101", "100110000010",
→      "1001011111100", "100101111100", "100101111001", "100101111010",
→      "100101111001", "100101111000", "100101110100", "100101101001",
→      "100101100110", "100101100011", "100101100000", "100101011101",
→      "1001010101010", "100101010111", "1001010101000", "100101010001",
→      "100101001101", "100101001010", "100101000111", "100101000100",
→      "100101000001", "100100111110", "100100111011", "100100111000",
→      "100100110101", "100100110010", "100100101110", "100100101011",
→      "100100101000", "100100100101", "100100100010", "100100011111",
→      "100100011100", "100100011001", "100100010110", "100100010010",
→      "100100001111", "100100001100", "100100001001", "100100000110",
→      "100100000011", "100100000000", "100011111101", "1000111111010",
→      "100011110110", "100011110011", "100011110000", "100011101101",
→      "100011101010", "100011100111", "100011100100", "100011100001",
→      "100011011110", "100011011010", "100011010111", "100011010100",
→      "100011010001", "100011001110", "100011001011", "100011001000",
→      "100011000101", "100011000001", "100010111110", "100010111101",
→      "100010111100", "100010111010", "100010110001", "100010110111",
→      "100010101011", "100010101000", "100010100101", "100010100010",
→      "100010011111", "100010011100", "100010010001", "100010010001",
30      "100010001110", "100010001001", "100010001011", "100010001001",
→      "100010000110", "100010000011", "100010000000", "100001111101",
→      "100001111101", "100001110110", "100001110011", "100001110000",
→      "100001101101", "100001101010", "100001100111", "100001100011",
→      "100001100000", "100001011101", "100001011010", "100001010111",
→      "100001010100", "100001010001", "100001001101", "100001001010",
→      "100001000111", "100001000100", "100001000001", "100000111110",
→      "100000111101", "100000111000", "100000110100", "100000110001",
→      "100000101110", "100000101011", "100000101000", "100000100101",
→      "100000100010", "100000100000", "100000011111", "1000000011100",
→      "1000000100100", "100000010001", "100000000010", "011111111111",
→      "011111111100", "011111111101", "0111111111010", "0111111110010",
→      "011111110111", "0111111101100", "0111111101001", "0111111100110",
→      "011111110001", "0111111100000", "0111111011100", "0111111011001",
→      "0111111010110", "0111111010011", "0111111010000", "011111101101",
→      "0111111001010", "0111111000110", "0111111000011", "0111111000000",
→      "011110111101", "0111101111010", "0111101110111", "0111101110100",
→      "011110111001", "0111101110101", "011110101010", "011110100111",
→      "011110100100", "011110100001", "011110011110", "011110011011",
→      "011110010111", "011110010100", "011110010001", "011110001110",
→      "011110001011", "011110001000", "011110000101", "011110000001",
→      "011101111110", "0111011111011", "0111011111000", "0111011110101",
→      "0111011110010", "0111011110111", "0111011110100", "0111011110000",
→      "011101100101", "011101100010", "011101011111", "011101011111"

```

```

31      "011101011100", "011101011001", "011101010110", "011101010011", "011101001111",
→      "011101001100", "011101001001", "011101000110", "011101000011",
→      "011101000000", "011100111101", "011100111001", "011100110110",
→      "011100110011", "011100110000", "011100101101", "011100101010",
→      "011100100111", "011100100100", "011100100000", "011100011101",
→      "011100011010", "011100010111", "011100010100", "011100010001",
→      "011100001110", "011100001011", "011100001000", "01110000100",
→      "011100000001", "011011111100", "011011111011", "011011111000",
→      "011011111011", "011011110010", "011011101111", "011011101100",
→      "011011101000", "011011100101", "011011100010", "011011101111",
→      "011011011100", "011011011001", "011011010110", "011011010011",
→      "011011010000", "011011001100", "011011001001", "011011000110",
→      "011011000011", "011011000000", "011010111101", "0110101111010",
→      "011010110111", "011010110100", "011010110001", "011010101101",
→      "011010101010", "011010100111", "011010100100", "011010100001",
→      "011010011110", "011010011011", "011010011000", "011010010101",
→      "011010001010", "011010001110", "011010001011", "011010001000",
→      "011010000011", "011010000010", "011001111111", "011001111100",
→      "011001111001", "011001110110", "011001110011", "011001110000",
→      "011001101101", "011001101001", "011001100110", "011001100011",
→      "011001100000", "011001011101", "011001011010", "011001010111",
→      "011001010100", "011001010001", "011001001110", "011000111110",
→      "011000111011", "011000111000", "011000110101", "011000110010",
→      "011000101111", "011000101100", "011000101001",
32      "011000100110", "011000100011", "011000100000", "011000011101", "011000011010",
→      "011000010111", "011000010100", "011000010001", "01100001110",
→      "011000001011", "011000001000", "01100000100", "011000000001",
→      "010111111110", "010111111011", "010111111000", "010111110101",
→      "0101111110010", "010111101111", "010111101100", "010111101001",
→      "010111100110", "010111100011", "010111100000", "010111101101",
→      "010111011010", "010111010111", "010111010100", "010111010001",
→      "010111001110", "010111001011", "010111001000", "010111000101",
→      "010111000010", "010110111111", "010110111100", "010110111001",
→      "010110110110", "010110110011", "010110110000", "010110110101",
→      "010110101010", "010110100111", "010110100100", "010110100001",
→      "010110011110", "010110011011", "010110011000", "010110010101",
→      "010110001110", "010110001101", "010110001100", "010110001001",
→      "010110000110", "010110000111", "010110000111", "010101111101",
→      "0101011111010", "010101110111", "010101110100", "010101110001",
→      "0101011001110", "0101011001011", "0101011001010", "010101100101",
→      "0101011000110", "0101011000111", "0101011000111", "010101011101",
→      "0101010111110", "0101010111011", "0101010111010", "010101011101",
→      "0101010110111", "0101010110000", "0101010101101", "0101010101010",
→      "0101001100111", "0101001100100", "010100101101", "010100101010",
→      "0101001001111", "0101001001101", "0101001001100", "0101001001110",
→      "0101000110111", "0101000110000", "010100010110", "010100010011",
→      "0101000100000", "010100011011", "01010001010", "010100001111",
→      "0101000010000", "010100001101", "010011111110", "010011111110"

```

```

33   "010011111011", "010011111000", "010011110101", "010011110011", "010011110000",
→   "010011101101", "010011101010", "010011100111", "010011100100",
→   "010011100001", "010011011110", "010011011011", "010011011000",
→   "010011010110", "010011010011", "010011010000", "010011001101",
→   "010011001010", "010011000111", "010011000100", "010011000001",
→   "010010111111", "010010111100", "010010111001", "010010110110",
→   "010010110001", "010010110000", "010010101101", "010010101011",
→   "010010101000", "010010100101", "010010100010", "010010011111",
→   "010010011100", "010010011001", "010010010111", "010010010100",
→   "0100100010001", "010010001110", "010010001011", "010010001000",
→   "010010000110", "010010000011", "010010000000", "010001111101",
→   "010001111010", "010001111000", "010001110101", "010001110010",
→   "010001101111", "010001101100", "010001101001", "010001100111",
→   "010001100100", "010001100001", "010001011110", "010001011011",
→   "010001011001", "010001010110", "010001010011", "010001010000",
→   "010001001101", "010001001011", "010001001000", "010001000101",
→   "010001000010", "010001000000", "010000111101", "010000111010",
→   "010000110111", "010000110101", "010000110010", "010000101111",
→   "010000101100", "010000101001", "010000100111", "010000100100",
→   "010000100001", "010000100000", "010000011100", "010000011001",
→   "010000010110", "010000010100", "010000010001", "010000001110",
→   "010000000101", "010000000100", "010000000010", "010000000001",
→   "010000000000", "001111111110", "001111111011", "001111111000",
→   "001111110110", "001111110011", "001111110000", "001111101101",
→   "001111101011", "001111101000", "001111100101",
34   "001111100011", "001111100000", "001111011101", "001111011011", "001111011000",
→   "001111010101", "001111010011", "001111010000", "001111001101",
→   "001111001010", "001111001000", "001111000101", "001111000010",
→   "001111000000", "001110111101", "001110111011", "001110111000",
→   "001110110101", "001110110011", "001110110000", "001110101101",
→   "001110101011", "001110101000", "001110100101", "001110100011",
→   "001110100000", "001110011101", "001110011011", "001110011000",
→   "001110010110", "001110010011", "001110010000", "001110001110",
→   "001110001011", "001110001001", "001110001000", "001110000111",
→   "001110000001", "001110001110", "001110001110", "001101111001",
→   "001101111010", "001101111000", "001101110001", "001101110011",
→   "001101101100", "001101101001", "001101100111", "001101100100",
→   "001101100010", "001101100011", "001101100000", "001101100011",
→   "001101011100", "001101011011", "001101011000", "001101011001",
→   "001101010100", "001101010101", "001101010011", "001101010100",
→   "001101010000", "001101010001", "001101010000", "001101010001",
→   "001101000001", "001101000000", "001100111110", "001100111100",
→   "001100111001", "001100111011", "001100110100", "001100110010",
→   "001100101111", "001100101101", "001100101010", "001100101000",
→   "001100100101", "001100100011", "001100100000", "001100011110",
→   "001100010011", "001100010000", "001100011111", "001100011100",
→   "001100001111", "001100001101", "001100001000", "001100000000",
→   "001011111101", "001011111101", "001011111001", "001011110110",
→   "001011111000", "001011111001", "001011101111", "001011101100",
→   "001011101010", "001011101000", "001011100101",

```

```

35      "001011100011", "001011100000", "001011011110", "001011011011", "001011011001",
→    "001011010111", "001011010100", "001011010010", "001011001111",
→    "001011001101", "001011001011", "001011001000", "001011000110",
→    "001011000100", "001011000001", "001010111111", "001010111100",
→    "001010111010", "001010111000", "001010110101", "001010110011",
→    "001010110001", "001010101110", "001010101100", "001010101010",
→    "001010100111", "001010100101", "001010100011", "001010100000",
→    "001010011110", "001010011100", "001010011001", "001010010111",
→    "001010010101", "001010010010", "001010010000", "001010001110",
→    "001010001100", "001010001001", "001010000111", "001010000101",
→    "001010000010", "001010000000", "001001111110", "001001111100",
→    "001001111101", "001001110111", "001001110101", "001001110010",
→    "001001110011", "001001110001", "001001011110", "001001011100",
→    "001001111100", "001001110111", "001001110101", "001001110010",
→    "001001110000", "001001110110", "001001110100", "0010011101001",
→    "001001110011", "0010011100101", "0010011100011", "0010011100000",
→    "001001011110", "001001011100", "001001011010", "001001011000",
→    "001001010101", "001001010011", "001001010001", "0010010100111",
→    "001001001100", "001001001010", "001001001000", "001001000110",
→    "0010010000100", "0010010000010", "001000011111", "001000011101",
→    "0010000111011", "0010000111001", "001000011011", "0010000110100",
→    "0010000110010", "0010000110000", "001000010110", "001000010100",
→    "0010000101010", "0010000101000", "001000010011", "0010000100011",
→    "0010000100001", "0010000100000", "001000011111", "001000011101",
→    "0010000111001", "0010000111000", "001000010100", "001000010010",
→    "0010000100000", "0010000100000", "001000011100", "001000011010",
→    "001000001100", "0010000011000", "001000001100", "001000001010",
→    "001000001000", "0010000010000", "001000001000", "001000001000",
36      "001000000010", "000111111111", "000111111101", "0001111111001",
→    "000111110111", "000111110101", "000111110011", "000111110001",
→    "0001111101111", "0001111101011", "0001111101011", "0001111101001",
→    "0001111100111", "0001111100101", "0001111100011", "0001111100001",
→    "000111011111", "000111011101", "000111011011", "000111011001",
→    "000111010111", "000111010101", "000111010011", "000111010001",
→    "000111001111", "000111001101", "000111001011", "000111001001",
→    "000111000111", "000111000101", "000111000011", "000111000001",
→    "000110111111", "000110111101", "000110111011", "000110111001",
→    "0001101110111", "0001101110101", "0001101110101", "0001101110001",
→    "000110110111", "000110110101", "000110110011", "000110110001",
→    "000110101111", "000110101101", "000110101011", "000110101001",
→    "0001101010000", "0001101010000", "000110101000", "000110101000",
→    "000110100110", "0001101001100", "000110100110", "000110100101",
→    "000110100000", "0001101000000", "000110100000", "000110100001",
→    "000101111101", "0001011111001", "000101111011", "000101111001",
→    "0001011110100", "00010111101000", "0001011110000", "000101111000",
→    "000101011110", "0001010111100", "0001010111011", "0001010111001",
→    "000101010111", "0001010101110", "0001010101011", "0001010101001",
→    "0001010100000", "00010101000000", "0001010100000", "0001010100001",
→    "000101001111", "0001010011110", "0001010011011", "0001010011010",
→    "000101001001", "0001010010000", "000101001000", "000101001001"

```

```

37   "000101000100", "000101000011", "000101000001", "000100111111", "000100111110",
→   "000100111100", "000100111010", "000100111001", "000100110111",
→   "000100110101", "000100110100", "000100110010", "000100110000",
→   "000100101111", "000100101101", "000100101011", "000100101010",
→   "000100101000", "000100100110", "000100100101", "000100100011",
→   "000100100010", "000100100000", "000100011110", "000100011101",
→   "000100011011", "000100011010", "000100011000", "000100010110",
→   "000100010101", "000100010011", "000100010010", "000100010000",
→   "000100011111", "000100001101", "000100001011", "000100001010",
→   "000100001000", "000100000111", "000100000101", "000100000100",
→   "000100000010", "000100000001", "000011111111", "000011111110",
→   "000011111100", "000011111011", "000011111001", "000011111000",
→   "000011110110", "000011110101", "000011110011", "000011110010",
→   "000011110000", "000011101111", "000011101101", "000011101100",
→   "000011101010", "000011101001", "000011100111", "000011100110",
→   "000011100101", "000011100011", "000011100010", "000011100000",
→   "000011011101", "000011011101", "000011011100", "000011011101",
→   "000011011001", "000011011000", "000011010110", "000011010101",
→   "000011010100", "000011010010", "000011010001", "000011001111",
→   "000011001110", "000011001101", "000011001011", "000011001010",
→   "000011001001", "000011000111", "000011000110", "000011000101",
→   "000011000011", "000011000010", "000011000001", "000010111111",
→   "000010111110", "000010111101", "000010111011", "000010111010",
→   "000010111001", "000010110111", "000010110110", "000010110101",
→   "000010110011", "000010110010", "000010110001",
38   "000010110000", "000010101110", "000010101101", "000010101011",
→   "000010101001", "000010101000", "000010100111", "000010100110",
→   "000010100100", "000010100011", "000010100010", "000010100001",
→   "000010011111", "000010011110", "000010011101", "000010011100",
→   "000010011011", "000010011001", "000010011000", "000010010111",
→   "000010010100", "000010010101", "000010010100", "000010010010",
→   "000010010001", "000010010000", "000010001111", "000010001110",
→   "000010001101", "000010001011", "000010001010", "000010001001",
→   "000010001000", "000010000111", "000010000110", "000010000101",
→   "000010000010", "000010000001", "000010000000", "000001111111",
→   "000001111110", "000001111101", "000001111101", "000001111100",
→   "000001110111", "000001110110", "000001110101", "000001110011",
→   "000001110010", "000001110001", "000001110000", "000001101111",
→   "000001101110", "000001101101", "000001101100", "000001101011",
→   "000001101010", "000001101001", "000001101000", "000001100111",
→   "000001100110", "000001100101", "000001100100", "000001100011",
→   "000001100010", "000001100001", "000001100000", "000001100000",
→   "000001011111", "000001011110", "000001011101", "000001011100",
→   "000001011011", "000001011010", "000001011001", "000001011000",
→   "000001010111", "000001010110", "000001010101", "000001010101",
→   "000001010100", "000001010011", "000001010011", "000001010001",
→   "000001010000", "000001001111", "000001001110", "000001001110",
→   "000001001101", "000001001100", "000001001011", "000001001010",
→   "000001001001", "000001001000", "000001001000", "000001001000",
→   "000001000100", "000001000100", "000001000100", "000001000100",
→   "000001000000", "000001000000", "000001000000", "000001000000"

```


41 "000000000010", "000000000010", "000000000010", "000000000010", "000000000010",
↪ "000000000011", "000000000011", "000000000011", "000000000011",
↪ "000000000011", "000000000011", "0000000000100", "0000000000100",
↪ "0000000000100", "0000000000100", "0000000000100", "0000000000101",
↪ "0000000000101", "0000000000101", "0000000000101", "0000000000110",
↪ "0000000000110", "0000000000110", "0000000000110", "0000000000111",
↪ "0000000000111", "0000000000111", "0000000000111", "00000000001000",
↪ "00000000001000", "00000000001000", "00000000001000", "00000000001001",
↪ "00000000001001", "00000000001001", "00000000001010", "00000000001010",
↪ "00000000001010", "00000000001010", "00000000001011", "00000000001011",
↪ "00000000001011", "00000000001100", "00000000001100", "00000000001100",
↪ "00000000001101", "00000000001101", "00000000001110", "00000000001110",
↪ "00000000001110", "00000000001111", "00000000001111", "00000000001111",
↪ "000000000010000", "000000000010000", "000000000010001", "000000000010001",
↪ "000000000010001", "000000000010010", "000000000010010", "000000000010011",
↪ "000000000010011", "000000000010011", "000000000010100", "000000000010100",
↪ "000000000010100", "000000000010101", "000000000011000", "000000000011000",
↪ "000000000011001", "000000000011001", "000000000011100", "000000000011100",
↪ "000000000011101", "000000000011101", "000000000011110", "000000000011110",
↪ "000000000011111", "000000000011111", "0000000000100000", "0000000000100000",
↪ "00000000100001", "00000000100001", "00000000100010", "00000000100011",
↪ "00000000100011", "00000000100100", "00000000100100", "00000000100101",
↪ "00000000100110", "00000000100110", "00000000100111", "00000000100111",
"00000000100111", "00000000101000", "00000000101001", "00000000101010",
↪ "00000000101010", "00000000101011", "00000000101100", "00000000101100",
↪ "00000000101101", "00000000101110", "00000000101110", "00000000101111",
↪ "00000000110000", "00000000110000", "00000000110001", "00000000110010",
↪ "00000000110010", "00000000110011", "00000000110100", "00000000110101",
↪ "00000000110101", "00000000110110", "00000000110111", "00000000110111",
↪ "00000000111000", "00000000111001", "00000000111010", "00000000111010",
↪ "00000000111011", "00000000111100", "00000000111101", "00000000111101",
↪ "00000000111110", "00000000111111", "0000000010000000", "00000010000000",
↪ "00000010000001", "00000010000010", "00000010000011", "0000001000100",
↪ "0000001000100", "0000001000101", "0000001000110", "0000001000111",
↪ "0000001001000", "0000001001000", "0000001001001", "0000001001010",
↪ "0000001001011", "0000001001100", "0000001001101", "0000001001110",
↪ "0000001001110", "0000001001111", "0000001010000", "0000001010001",
↪ "0000001010001", "0000001010011", "0000001010100", "0000001010101",
↪ "0000001010101", "0000001010110", "0000001010111", "0000001011000",
↪ "0000001011001", "0000001011010", "0000001011011", "0000001011100",
↪ "0000001011101", "0000001011110", "0000001011111", "0000001100000",
↪ "0000001100001", "0000001100001", "00000011000010", "0000001100011",
↪ "0000001100100", "0000001100101", "0000001100110", "0000001100111",
↪ "0000001101100", "0000001101101", "0000001101110", "0000001101111",
↪ "0000001110000", "0000001110001", "0000001110010", "0000001110011",
↪ "0000001110101", "0000001110110", "0000001110111", "0000001111000",
↪ "0000001111001", "0000001111010", "0000001111011", "0000001111100",
↪ "0000001111101", "0000001111110", "0000001111111", "0000001111111",
↪ "0000001111111", "0000001111111", "0000001111111", "0000001111111",
42

```

43    "000001111100", "000001111101", "000001111110", "000001111111", "000001000000",
→   "000010000001", "000010000010", "000010000100", "000010000101",
→   "000010000110", "000010000111", "000010001000", "000010001001",
→   "000010001010", "000010001011", "000010001101", "000010001110",
→   "000010001111", "0000100010000", "000010010001", "000010010010",
→   "0000100010100", "000010010101", "000010010110", "000010010111",
→   "000010011000", "000010011001", "000010011011", "000010011100",
→   "000010011101", "000010011110", "000010011111", "000010100001",
→   "000010100010", "000010100011", "000010100100", "000010100110",
→   "000010100111", "000010101000", "000010101001", "000010101011",
→   "000010101100", "000010101101", "000010101110", "000010110000",
→   "000010110001", "000010110010", "000010110011", "000010110101",
→   "000010110110", "000010110111", "000010111001", "000010111010",
→   "000010111101", "000010111101", "000010111110", "000010111111",
→   "000011000001", "000011000010", "000011000011", "000011000101",
→   "000011000110", "000011000111", "000011001001", "000011001010",
→   "000011001011", "000011001101", "000011001110", "000011001111",
→   "000011010001", "000011010010", "000011010100", "000011010101",
→   "000011010110", "000011011000", "000011011001", "000011011011",
→   "000011011100", "000011011101", "000011011111", "000011100000",
→   "000011100010", "000011100011", "000011100101", "000011100110",
→   "000011100111", "000011101001", "000011101010", "000011101100",
→   "000011101101", "000011101111", "000011110000", "000011110010",
→   "000011110011", "000011110101", "000011110110", "000011111000",
→   "000011111100", "000011111111", "000100000001", "000100000100",
44    "000100000101", "000100000111", "000100001000", "000100001010",
→   "000100001011", "000100001101", "000100001111", "000100010000",
→   "000100010010", "000100010011", "000100010101", "000100010110",
→   "000100011000", "000100011010", "000100011011", "000100011101",
→   "000100011110", "000100010000", "000100010001", "000100010011",
→   "000100010101", "000100010110", "000100010100", "000100010101",
→   "000100101011", "000100101101", "000100101111", "000100110000",
→   "000100110010", "000100110100", "000100110101", "000100110111",
→   "000100111001", "000100111101", "000100111110", "000100111111",
→   "000100111111", "000100000001", "000101000011", "000101000100",
→   "000101000110", "000101001000", "000101001001", "000101001011",
→   "000101001101", "000101001111", "000101010000", "000101010010",
→   "000101010100", "000101010110", "000101010111", "000101011001",
→   "000101010111", "000101011100", "000101011111", "000101011101",
→   "000101011110", "000101100000", "000110000010", "000110000100",
→   "000110000110", "000110001000", "000110001010", "000110001011",
→   "000110001101", "000110001111", "000110010001", "000110010011",
→   "000110010101", "000110010111", "000110011000", "000110011010",
→   "000110011100", "000110011110", "000110100000", "000110100010",
→   "000110100100", "000110100110", "000110101000", "000110101000",

```

```

45   "000110101010", "000110101011", "000110101101", "000110101111", "000110110001",
→   "000110110011", "000110110101", "000110110111", "000110111001",
→   "000110111011", "000110111101", "000110111111", "000111000001",
→   "000111000011", "000111000101", "000111000111", "000111001001",
→   "000111001011", "000111001101", "000111001111", "000111010001",
→   "000111010011", "000111010101", "000111010111", "000111011001",
→   "000111011011", "000111011101", "000111011111", "000111100001",
→   "000111100011", "0001111000101", "0001111000111", "000111101001",
→   "000111101011", "000111101101", "000111101111", "000111110001",
→   "000111110011", "000111110101", "000111110111", "000111111001",
→   "000111111011", "000111111101", "000111111111", "001000000010",
→   "001000000100", "001000000110", "001000001000", "001000001010",
→   "001000001100", "001000001110", "001000010000", "001000010010",
→   "001000010100", "001000010110", "001000011001", "001000011011",
→   "001000011101", "001000011111", "001000100001", "001000100011",
→   "001000100101", "001000101000", "001000101010", "001000101100",
→   "001000101100", "001000110000", "001000110010", "001000110100",
→   "001000111000", "001000111001", "001000111011", "001000111101",
→   "001000111101", "001000111110", "001000111111", "001000111110",
→   "001000111111", "001000100010", "0010001000100", "0010001000110",
→   "001001001000", "001001001010", "001001001100", "001001001111",
→   "001001010001", "001001010011", "001001010101", "001001011000",
→   "001001010100", "001001010110", "001001011100", "001001100000",
→   "001001100011", "001001100101", "001001100111", "001001101001",
→   "001001101000", "001001101110", "001001110000", "001001110010",
→   "001001111000", "001001111100", "001010000000", "001010000101",
→   "001010000111", "001010001001", "001010001100", "001010001110",
→   "001010010000", "001010010010", "001010010101", "001010010111",
→   "001010011001", "001010011100", "001010011110", "001010100000",
→   "001010100011", "001010100101", "001010100111", "001010101010",
→   "001010101000", "001010101010", "001010101001", "001010101101",
→   "001010101101", "001010101110", "001010111010", "001010111100",
→   "001010111100", "001010111110", "001010111111", "001010111110",
→   "001010111111", "001011000001", "001011000010", "001011000110",
→   "001011001000", "001011001011", "001011001101", "001011010000",
→   "001011010010", "001011010111", "001011011101", "001011011100",
→   "001011011100", "001011011110", "001011011111", "001011011110",
→   "001011011111", "001100000101", "001100000111", "001100001010",
→   "001100001100", "001100001111", "001100010001", "001100010100",
→   "001100010110", "001100011001", "001100011011", "001100011110",
→   "001100100000", "001100100011", "001100100101", "001100100100",
→   "001100101000", "001100101011", "001100101101", "001100101100",
→   "001100101101", "001100101111", "001100111001", "001100111100",
→   "001100111100", "001100111111", "001101001000", "001101010010",
→   "001101010010", "001101010111", "001101011011", "001101011100",
→   "001101011000", "001101011111", "001101101000", "001101101100",
→   "001101101101", "001101101111", "001101110000", "001101110010",
→   "001101111001", "001101111111", "001101111111", "001101111110",
→   "001101111110", "001101111111", "001101111111", "001101111111"

```



```

49      "010110100001", "010110100100", "010110100111", "010110101010", "010110101101",
→      "010110110000", "010110110011", "010110110110", "010110111001",
→      "010110111100", "010110111111", "010111000010", "010111000101",
→      "010111001000", "010111001011", "010111001110", "010111010001",
→      "010111010100", "010111010111", "010111011010", "010111011101",
→      "010111100000", "010111100011", "010111100110", "010111101001",
→      "010111101100", "010111101111", "010111101110", "010111101011",
→      "010111110000", "010111110011", "010111110010", "010111110101",
→      "011000000100", "011000001000", "011000001011", "011000001110",
→      "011000001001", "0110000010100", "0110000010111", "0110000011010",
→      "0110000011101", "0110000010000", "0110000010011", "0110000010010",
→      "0110000101001", "0110000101100", "0110000101111", "0110000110010",
→      "0110000110101", "0110000111000", "0110000111011", "0110000111110",
→      "011001000010", "011001000101", "011001001000", "011001001011",
→      "011001001110", "011001010001", "011001010100", "011001010111",
→      "011001011010", "011001011101", "011001100000", "011001100011",
→      "011001100110", "011001101001", "011001101101", "011001110000",
→      "011001110011", "011001110110", "011001111001", "011001111100",
→      "011001111111", "011010000010", "011010000101", "011010001000",
→      "011010001011", "011010001110", "011010010010", "011010010101",
→      "011010011000", "011010011011", "011010011110", "011010100001",
→      "011010100100", "011010100111", "011010101010", "011010101101",
→      "011010110001", "011010110100", "011010110111", "011010111010",
→      "011010111101", "011011000000", "011011000011", "011011000110",
→      "0110110001001", "0110110001100", "011011010000", "011011010000",
50      "011011010011", "011011010110", "011011011001", "011011011111",
→      "011011100010", "011011100101", "011011101000", "011011101100",
→      "011011101111", "011011101100", "011011101011", "01101111000",
→      "011011110111", "011011110110", "01100000001", "011100000100",
→      "011100001000", "011100001011", "011100001110", "011100010001",
→      "011100010100", "011100010111", "011100011010", "011100011101",
→      "011100100000", "011100100100", "011100100111", "011100101010",
→      "011100101101", "011100110000", "011100110011", "011100110110",
→      "011100111001", "011100111101", "011100000000", "011101000011",
→      "011101000110", "011101001001", "011101001100", "011101001111",
→      "011101010011", "011101010110", "011101011001", "011101011100",
→      "011101011111", "011101011100", "011101010101", "011101101000",
→      "011101101100", "011101101111", "011101101100", "01110110101",
→      "011101110000", "011101110111", "011101111100", "011101111001",
→      "011101111011", "011101111100", "011101111111", "0111011111100",
→      "011110000101", "011110001000", "011110001011", "011110001110",
→      "011110010001", "011110010100", "011110010111", "011110011011",
→      "011110011110", "011110100001", "011110100100", "011110100111",
→      "011110101010", "011110101101", "011110110001", "011110110100",
→      "011110110111", "011110111101", "011110111110", "0111101111000",
→      "011111000011", "011111000110", "011111001010", "011111001101",
→      "011111010000", "011111010011", "011111010110", "011111011001",
→      "011111011100", "01111101110000", "011111011111", "011111011100",
→      "011111101001", "011111101100", "011111101111", "011111101100",
→      "011111110100", "011111111101", "011111111111", "0111111111100"
51    );
52
53  end package sine_wave_pkg;

```

Source Code C.19: SPI Master

```

1  -----
2  --
3  --  FileName:      spi_master.vhd
4  --  Dependencies: none
5  --  Design Software: Quartus II Version 9.0 Build 132 SJ Full Version
6  --
7  --  HDL CODE IS PROVIDED "AS IS." DIGI-KEY EXPRESSLY DISCLAIMS ANY
8  --  WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING BUT NOT
9  --  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
10 -- PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL DIGI-KEY
11 -- BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT OR CONSEQUENTIAL
12 -- DAMAGES, LOST PROFITS OR LOST DATA, HARM TO YOUR EQUIPMENT, COST OF
13 -- PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES, ANY CLAIMS
14 -- BY THIRD PARTIES (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF),
15 -- ANY CLAIMS FOR INDEMNITY OR CONTRIBUTION, OR OTHER SIMILAR COSTS.
16 --
17 --  Version History
18 --  Version 1.0 7/23/2010 Scott Larson
19 --      Initial Public Release
20 --  Version 1.1 4/11/2013 Scott Larson
21 --      Corrected ModelSim simulation error (explicitly reset clk_toggles signal)
22 --
23 -----
24
25 LIBRARY ieee;
26 USE ieee.std_logic_1164.all;
27 USE ieee.std_logic_arith.all;
28 USE ieee.std_logic_unsigned.all;
29
30 ENTITY spi_master IS
31   GENERIC(
32     slaves : INTEGER := 4;  --number of spi slaves
33     d_width : INTEGER := 2); --data bus width
34   PORT(
35     clock : IN STD_LOGIC;                      --system clock
36     reset_n : IN STD_LOGIC;                     --asynchronous reset
37     enable : IN STD_LOGIC;                      --initiate
38     --> transaction
39     cpol : IN STD_LOGIC;                        --spi clock polarity
40     cpha : IN STD_LOGIC;                        --spi clock phase
41     cont : IN STD_LOGIC;                        --continuous mode
42     --> command
43     clk_div : IN INTEGER;                      --system clock cycles
44     --> per 1/2 period of sclk
45     addr : IN INTEGER;                         --address of slave
46     tx_data : IN STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --data to transmit
47     miso : IN STD_LOGIC;                        --master in, slave
48     --> out
49     sclk : BUFFER STD_LOGIC;                  --spi clock
50     ss_n : BUFFER STD_LOGIC_VECTOR(slaves-1 DOWNTO 0); --slave select
51     mosi : OUT STD_LOGIC;                      --master out, slave
52     --> in
53     busy : OUT STD_LOGIC;                      --busy / data ready
54     --> signal
55     rx_data : OUT STD_LOGIC_VECTOR(d_width-1 DOWNTO 0)); --data received
56   END spi_master;
57
58 ARCHITECTURE logic OF spi_master IS

```

```

53  TYPE machine IS(ready, execute);                                --state machine data
54  → type
55  SIGNAL state         : machine;                               --current state
56  SIGNAL slave         : INTEGER;                             --slave selected for
57  → current transaction
58  SIGNAL clk_ratio     : INTEGER;                             --current clk_div
59  SIGNAL count          : INTEGER;                            --counter to trigger
60  → sclk from system clock
61  SIGNAL clk_toggles   : INTEGER RANGE 0 TO d_width*2 + 1;    --count spi clock
62  → toggles
63  SIGNAL assert_data   : STD_LOGIC;                          --'1' is tx sclk
64  → toggle, '0' is rx sclk toggle
65  SIGNAL continue      : STD_LOGIC;                          --flag to continue
66  → transaction
67  SIGNAL rx_buffer     : STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --receive data
68  → buffer
69  SIGNAL tx_buffer     : STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --transmit data
70  → buffer
71  SIGNAL last_bit_rx   : INTEGER RANGE 0 TO d_width*2;       --last rx data bit
72  → location
73
74 BEGIN
75  PROCESS(clock, reset_n)
76  BEGIN
77
78      IF(reset_n = '0') THEN                                --reset system
79          busy <= '1';                                     --set busy signal
80          ss_n <= (OTHERS => '1');                      --deassert all slave select lines
81          mosi <= 'Z';                                    --set master out to high impedance
82          rx_data <= (OTHERS => '0');                   --clear receive data port
83          state <= ready;                                --go to ready state when reset is exited
84
85      ELSIF(clock'EVENT AND clock = '1') THEN
86          CASE state IS                                --state machine
87
88              WHEN ready =>
89                  busy <= '0';                           --clock out not busy signal
90                  ss_n <= (OTHERS => '1');             --set all slave select outputs high
91                  mosi <= 'Z';                         --set mosi output high impedance
92                  continue <= '0';                     --clear continue flag
93
94              --user input to initiate transaction
95              IF(enable = '1') THEN
96                  busy <= '1';                           --set busy signal
97                  IF(addr < slaves) THEN               --check for valid slave address
98                      slave <= addr;                  --clock in current slave selection if valid
99                  ELSE
100                      slave <= 0;                      --set to first slave if not valid
101                  END IF;
102                  IF(clk_div = 0) THEN                --check for valid spi speed
103                      clk_ratio <= 1;                  --set to maximum speed if zero
104                      count <= 1;                      --initiate system-to-spi clock counter
105                  ELSE
106                      clk_ratio <= clk_div;           --set to input selection if valid
107                      count <= clk_div;            --initiate system-to-spi clock counter
108                  END IF;
109                  sclk <= cpol;                    --set spi clock polarity
110                  assert_data <= NOT cpha;        --set spi clock phase
111                  tx_buffer <= tx_data;        --clock in data for transmit into buffer
112                  clk_toggles <= 0;            --initiate clock toggle counter
113                  last_bit_rx <= d_width*2 + conv_integer(cpha) - 1; --set last rx data
114                  → bit
115                  state <= execute;           --proceed to execute state

```

```

105     ELSE
106         state <= ready;           --remain in ready state
107     END IF;
108
109     WHEN execute =>
110         busy <= '1';           --set busy signal
111         ss_n(slave) <= '0'; --set proper slave select output
112
113         --system clock to sclk ratio is met
114     IF(count = clk_ratio) THEN
115         count <= 1;             --reset system-to-spi clock counter
116         assert_data <= NOT assert_data; --switch transmit/receive indicator
117         IF(clk_toggles = d_width*2 + 1) THEN
118             clk_toggles <= 0;           --reset spi clock toggles counter
119         ELSE
120             clk_toggles <= clk_toggles + 1; --increment spi clock toggles
121             --> counter
122         END IF;
123
124         --spi clock toggle needed
125     IF(clk_toggles <= d_width*2 AND ss_n(slave) = '0') THEN
126         sclk <= NOT sclk; --toggle spi clock
127     END IF;
128
129         --receive spi clock toggle
130     IF(assert_data = '0' AND clk_toggles < last_bit_rx + 1 AND
131         --> ss_n(slave) = '0') THEN
132         rx_buffer <= rx_buffer(d_width-2 DOWNTO 0) & miso; --shift in
133             --> received bit
134     END IF;
135
136         --transmit spi clock toggle
137     IF(assert_data = '1' AND clk_toggles < last_bit_rx) THEN
138         mosi <= tx_buffer(d_width-1);           --clock out data
139             --> bit
140         tx_buffer <= tx_buffer(d_width-2 DOWNTO 0) & '0'; --shift data
141             --> transmit buffer
142     END IF;
143
144         --last data receive, but continue
145     IF(clk_toggles = last_bit_rx AND cont = '1') THEN
146         tx_buffer <= tx_data;           --reload transmit
147             --> buffer
148         clk_toggles <= last_bit_rx - d_width*2 + 1; --reset spi clock
149             --> toggle counter
150         continue <= '1';           --set continue flag
151     END IF;
152
153         --normal end of transaction, but continue
154     IF(continue = '1') THEN
155         continue <= '0';           --clear continue flag
156         busy <= '0';           --clock out signal that first receive data is
157             --> ready
158         rx_data <= rx_buffer; --clock out received data to output port
159     END IF;
160
161         --end of transaction
162     IF((clk_toggles = d_width*2 + 1) AND cont = '0') THEN
163         busy <= '0';           --clock out not busy signal
164         ss_n <= (OTHERS => '1'); --set all slave selects high
165         mosi <= 'Z';           --set mosi output high impedance
166         rx_data <= rx_buffer; --clock out received data to output port

```

```
159         state <= ready;           --return to ready state
160     ELSE                     --not end of transaction
161         state <= execute;      --remain in execute state
162     END IF;
163
164     ELSE          --system clock to sclk ratio not met
165         count <= count + 1;   --increment counter
166         state <= execute;    --remain in execute state
167     END IF;
168
169     END CASE;
170 END IF;
171 END PROCESS;
172 END logic;
```

Source Code C.20: SPI Master Dual MISO

```

1  -----
2  --
3  --  FileName:      spi_master_dual_miso.vhd
4  --  Dependencies: none
5  --  Design Software: Quartus Prime Version 17.0.0 Build 595 SJ Lite Edition
6  --
7  --  HDL CODE IS PROVIDED "AS IS." DIGI-KEY EXPRESSLY DISCLAIMS ANY
8  --  WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING BUT NOT
9  --  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
10 -- PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL DIGI-KEY
11 -- BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT OR CONSEQUENTIAL
12 -- DAMAGES, LOST PROFITS OR LOST DATA, HARM TO YOUR EQUIPMENT, COST OF
13 -- PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES, ANY CLAIMS
14 -- BY THIRD PARTIES (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF),
15 -- ANY CLAIMS FOR INDEMNITY OR CONTRIBUTION, OR OTHER SIMILAR COSTS.
16 --
17 --  Version History
18 --  Version 1.0 12/19/2019 Scott Larson
19 --      Initial Public Release
20 --
21 -----
22
23 LIBRARY ieee;
24 USE ieee.std_logic_1164.all;
25 USE ieee.std_logic_arith.all;
26 USE ieee.std_logic_unsigned.all;
27
28 ENTITY spi_master_dual_miso IS
29   GENERIC(
30     slaves : INTEGER := 1;    --number of spi slaves
31     d_width : INTEGER := 16); --data bus width
32   PORT(
33     clock      : IN      STD_LOGIC;                      --system clock
34     reset_n   : IN      STD_LOGIC;                      --asynchronous
35     enable     : IN      STD_LOGIC;                      --initiate
36     cpol       : IN      STD_LOGIC;                      --spi clock
37     cpha       : IN      STD_LOGIC;                      --spi clock phase
38     cont       : IN      STD_LOGIC;                      --continuous mode
39     clk_div    : IN      INTEGER;                        --system clock
40     addr       : IN      INTEGER;                        --address of slave
41     tx_data    : IN      STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --data to transmit
42     miso_0     : IN      STD_LOGIC;                      --master in, slave
43     miso_1     : IN      STD_LOGIC;                      --master in, slave
44     sclk       : BUFFER STD_LOGIC;                     --spi clock
45     ss_n       : BUFFER STD_LOGIC_VECTOR(slaves-1 DOWNTO 0); --slave select
46     mosi       : OUT     STD_LOGIC;                      --master out, slave
47     busy       : OUT     STD_LOGIC;                      --busy / data ready
48     rx_data_0  : OUT     STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --data received,
49     miso_0     : OUT     STD_LOGIC;                      --channel 0

```

```

49      rx_data_1 : OUT      STD_LOGIC_VECTOR(d_width-1 DOWNTO 0)); --data received,
50      ↵    channel 1
51  END spi_master_dual_miso;
52
52 ARCHITECTURE logic OF spi_master_dual_miso IS
53   TYPE machine IS(ready, execute);                                --state machine data
54   ↵    type
55   SIGNAL state          : machine;                                --current state
56   SIGNAL slave          : INTEGER;                               --slave selected for
57   ↵    current transaction
58   SIGNAL clk_ratio       : INTEGER;                               --current clk_div
59   SIGNAL count           : INTEGER;                               --counter to trigger
60   ↵    sclk from system clock
61   SIGNAL clk_toggles     : INTEGER RANGE 0 TO d_width*2 + 1;    --count spi clock
62   ↵    toggles
63   SIGNAL assert_data    : STD_LOGIC;                            --'1' is tx sclk
64   ↵    toggle, '0' is rx sclk toggle
65   SIGNAL continue        : STD_LOGIC;                            --flag to continue
66   ↵    transaction
67   SIGNAL rx_buffer_0     : STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --receive data
68   ↵    buffer, channel 0
69   SIGNAL rx_buffer_1     : STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --receive data
70   ↵    buffer, channel 1
71   SIGNAL tx_buffer       : STD_LOGIC_VECTOR(d_width-1 DOWNTO 0); --transmit data
72   ↵    buffer
73   SIGNAL last_bit_rx    : INTEGER RANGE 0 TO d_width*2;        --last rx data bit
74   ↵    location
75 BEGIN
76   PROCESS(clock, reset_n)
77   BEGIN
78     IF(reset_n = '0') THEN                                     --reset system
79       busy <= '1';                                         --set busy signal
80       ss_n <= (OTHERS => '1');                           --deassert all slave select lines
81       mosi <= 'Z';                                         --set master out to high impedance
82       rx_data_0 <= (OTHERS => '0');                         --clear receive data port
83       rx_data_1 <= (OTHERS => '0');                         --clear receive data port
84       state <= ready;                                       --go to ready state when reset is exited
85
86     ELSIF(clock'EVENT AND clock = '1') THEN
87       CASE state IS                                     --state machine
88         WHEN ready =>
89           busy <= '0';                                    --clock out not busy signal
90           ss_n <= (OTHERS => '1');                      --set all slave select outputs high
91           mosi <= 'Z';                                   --set mosi output high impedance
92           continue <= '0';                             --clear continue flag
93
94         WHEN ready =>                                 --user input to initiate transaction
95           IF(enable = '1') THEN
96             busy <= '1';                                --set busy signal
97             IF(addr < slaves) THEN                     --check for valid slave address
98               slave <= addr;                           --clock in current slave selection if valid
99             ELSE
100               slave <= 0;                             --set to first slave if not valid
101             END IF;
102             IF(clk_div = 0) THEN                      --check for valid spi speed
103               clk_ratio <= 1;                          --set to maximum speed if zero
104               count <= 1;                            --initiate system-to-spi clock counter
105             ELSE
106               clk_ratio <= clk_div;                  --set to input selection if valid
107               count <= clk_div;                      --initiate system-to-spi clock counter

```

```

100      END IF;
101      sclk <= cpol;           --set spi clock polarity
102      assert_data <= NOT cpha; --set spi clock phase
103      tx_buffer <= tx_data;   --clock in data for transmit into buffer
104      clk_toggles <= 0;       --initiate clock toggle counter
105      last_bit_rx <= d_width*2 + conv_integer(cpha) - 1; --set last rx data
106      state <= execute;     --proceed to execute state
107  ELSE
108      state <= ready;        --remain in ready state
109  END IF;
110
111 WHEN execute =>
112     busy <= '1';           --set busy signal
113     ss_n(slave) <= '0'; --set proper slave select output
114
115     --system clock to sclk ratio is met
116 IF(count = clk_ratio) THEN
117     count <= 1;             --reset system-to-spi clock counter
118     assert_data <= NOT assert_data; --switch transmit/receive indicator
119     IF(clk_toggles = d_width*2 + 1) THEN
120         clk_toggles <= 0;       --reset spi clock toggles counter
121     ELSE
122         clk_toggles <= clk_toggles + 1; --increment spi clock toggles
123         -- counter
124     END IF;
125
126     --spi clock toggle needed
127     IF(clk_toggles <= d_width*2 AND ss_n(slave) = '0') THEN
128         sclk <= NOT sclk; --toggle spi clock
129     END IF;
130
131     --receive spi clock toggle
132     IF(assert_data = '0' AND clk_toggles < last_bit_rx + 1 AND
133     -- ss_n(slave) = '0') THEN
134         rx_buffer_0 <= rx_buffer_0(d_width-2 DOWNTO 0) & miso_0; --shift in
135         -- received bit, channel 0
136         rx_buffer_1 <= rx_buffer_1(d_width-2 DOWNTO 0) & miso_1; --shift in
137         -- received bit, channel 1
138     END IF;
139
140     --transmit spi clock toggle
141     IF(assert_data = '1' AND clk_toggles < last_bit_rx) THEN
142         mosi <= tx_buffer(d_width-1);           --clock out data
143         -- bit
144         tx_buffer <= tx_buffer(d_width-2 DOWNTO 0) & '0'; --shift data
145         -- transmit buffer
146     END IF;
147
148     --last data receive, but continue
149     IF(clk_toggles = last_bit_rx AND cont = '1') THEN
150         tx_buffer <= tx_data;                  --reload transmit
151         -- buffer
152         clk_toggles <= last_bit_rx - d_width*2 + 1; --reset spi clock
153         -- toggle counter
154         continue <= '1';                      --set continue flag
155     END IF;
156
157     --normal end of transaction, but continue
158     IF(continue = '1') THEN
159         continue <= '0';                     --clear continue flag
160         busy <= '0';                       --clock out signal that first receive
161         -- data is ready

```

```

153      rx_data_0 <= rx_buffer_0; --clock out received data to output port,
154      --> channel 0
155      rx_data_1 <= rx_buffer_1; --clock out received data to output port,
156      --> channel 1
157      END IF;
158
159      --end of transaction
160      IF((clk_toggles = d_width*2 + 1) AND cont = '0') THEN
161          busy <= '0'; --clock out not busy signal
162          ss_n <= (OTHERS => '1'); --set all slave selects high
163          mosi <= 'Z'; --set mosi output high impedance
164          rx_data_0 <= rx_buffer_0; --clock out received data to output
165          --> port, channel 0
166          rx_data_1 <= rx_buffer_1; --clock out received data to output
167          --> port, channel 1
168
169          -- Custom logic
170          --rx_buffer_0 <= (others => '0');
171          --rx_buffer_1 <= (others => '0');
172
173          state <= ready; --return to ready state
174          ELSE --not end of transaction
175              state <= execute; --remain in execute state
176          END IF;
177
178      END CASE;
179      END IF;
180  END PROCESS;
181  END logic;

```

Source Code C.21: Top

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5  use work.sine_wave_pkg.all;
6
7
8  entity top is
9    port(
10      clk          : in std_logic;
11      rst          : in std_logic;
12
13      -- Random input
14      --noisy_signal : in std_logic_vector(vector_length-1 downto 0);
15
16      --Zynq
17      --sys_halt_axi : in std_logic_vector(31 downto 0);
18      clk_slow      : in std_logic;
19      rst_slow      : in std_logic;
20
21      --ADC
22      d0           : in std_logic;
23      d1           : in std_logic;
24      sclk_adc     : out std_logic;
25      ss_n_adc     : out std_logic_vector(0 downto 0);
26
27      --DAC
28      tx           : in std_logic;
29      o_mosi        : out std_logic;
30      o_sclk        : out std_logic;
31      o_ss          : out std_logic_vector(0 downto 0);
32
33      --MUX
34      mux_s_i       : out std_logic_vector(2 downto 0);
35      mux_s_o       : out std_logic_vector(2 downto 0);
36      oe_n          : out std_logic;
37
38      --ILA signals
39      x_ilia        : out unsigned(11 downto 0);
40
41      angle_out      : out std_logic_vector(15 downto 0);
42      magnitude_out  : out std_logic_vector(11 downto 0);
43      --fcw          : out std_logic_vector(9 downto 0);
44      --res          : out std_logic_vector(2*vector_length-1 downto 0);
45      --rea          : out std_logic_vector(2*vector_length-1 downto 0);
46      sref          : out unsigned(vector_length-1 downto 0);
47      --cref         : out std_logic_vector(vector_length-1 downto 0);
48
49      -- DMA signals
50      ref_cs         : out std_logic_vector(31 downto 0);--63 downto 0);
51      xin            : out std_logic_vector(31 downto 0);--63 downto 0);
52      --impedance    : out std_logic_vector(63 downto 0);
53      LIA            : out std_logic_vector(31 downto 0);
54      CORDIC         : out std_logic_vector(31 downto 0);
55      --phase_uut    : out std_logic_vector(vector_length-1 downto 0);
56      --cordic       : out std_logic_vector(31 downto 0);
57      --magnitude    : out std_logic_vector(31 downto 0);
58
59      --x_out         : out signed(vector_length+1 downto 0);
60      --s_out         : out signed(vector_length+1 downto 0);
61      --c_out         : out signed(vector_length+1 downto 0);
62      --inph_out      : out signed(2*vector_length+3 downto 0);

```

```

60      --quad_out      : out signed(2*vector_length+3 downto 0);
61
62      btn           : in std_logic_vector(3 downto 0);
63      led           : out std_logic_vector(3 downto 0)
64      --dma_out      : out std_logic_vector(31 downto 0)
65      --array_out    : out std_logic_vector(2*vector_length-1 downto 0);
66      --sin_out      : out std_logic_vector(vector_length-1 downto 0)
67  );
68 end entity top;
69
70 architecture rtl of top is
71
72     signal btn_i : std_logic_vector(3 downto 0);
73
74     signal sin_ref_i, cos_ref_i, sin_i : std_logic_vector(vector_length-1 downto
75     → 0);
75     signal res_i, rea_i, mag_i, ang_i : std_logic_vector(11 downto 0);
76     type cordic_array is array (0 to electrodes-1) of std_logic_vector(11 downto
77     → 0);
77     type angle_array is array (0 to electrodes-1) of std_logic_vector(11+4 downto
78     → 0);
78     signal rea_array_i, res_array_i, mag_array_i : cordic_array;
79     signal ang_array_i : angle_array;
80
81     signal x_mean : std_logic_vector(11 downto 0);
82     signal inph_mean, quad_mean : std_logic_vector(12 downto 0);
83     signal period_str_i : std_logic;
84
85     signal sys_clk      : std_logic;
86     signal start_btn_i, freq_up, freq_down : std_logic;
87     --type t_bit is array (0 to electrodes-1) of std_logic;
88     --signal valid_i, en_wave_i : t_bit;
89     --type t_fcw is array (0 to electrodes-1) of unsigned(4 downto 0);
90     --signal fcw_dsp_i : t_fcw;
91     --signal fcw_i, fcw_ii : unsigned(4 downto 0);
92     -- PS
93     signal sys_halt_i : std_logic;
94
95     --ADC
96     signal xn         : adc_array;
97     signal xin_n      : dsp_array;
98     signal sclk_adc_i : std_logic;
99     signal ss_n_adc_i : std_logic_vector(0 downto 0);
100    signal rd_en_i   : std_logic;
101
102    --DAC
103    signal addr_i     : std_logic_vector(3 downto 0);
104    signal n_electrode : unsigned(5 downto 0);
105    signal curr_in, curr_out : unsigned(2 downto 0);
106    signal fcw        : std_logic_vector(3 downto 0);
107    signal measurement_i : unsigned(4 downto 0);
108
109    --FIFO
110    signal full_i, full_ref, full_xin, full_res, full_rea, empty_i, empty_ref,
111    → empty_xin, empty_res, empty_rea : std_logic;
111    signal ref_cs_slow, xin_slow, resistance_slow, reactance_slow :
112    → std_logic_vector(31 downto 0);
112    signal x1_sync      : std_logic_vector(vector_length-1 downto 0);
113
114    signal sin_slow   : std_logic_vector(vector_length-1 downto 0);
115    signal cos_slow   : std_logic_vector(vector_length-1 downto 0);
116    signal str_50MHz : std_logic;

```

```

117
118
119 component dsp is
120   port (
121     clk      : in std_logic;
122     rst      : in std_logic;
123
124     -- ADC
125     sin_in   : in std_logic_vector(vector_length-1 downto 0);
126     o_sclk   : in std_logic;
127
128     -- DDS
129     fcw      : in std_logic_vector(3 downto 0);
130     sin_ref   : in std_logic_vector(vector_length-1 downto 0);
131     cos_ref   : in std_logic_vector(vector_length-1 downto 0);
132
133     -- LIA
134     x_out    : out signed(vector_length+1 downto 0);
135     s_out    : out signed(vector_length+1 downto 0);
136     c_out    : out signed(vector_length+1 downto 0);
137     inph_out  : out signed(2*vector_length+3 downto 0);
138     quad_out  : out signed(2*vector_length+3 downto 0);
139     period_str : in std_logic;
140
141     magnitude : out std_logic_vector(11 downto 0);
142     angle     : out std_logic_vector(15 downto 0);
143     xin_mean  : out std_logic_vector(11 downto 0);
144     inphase_mean : out std_logic_vector(12 downto 0);
145     quadrature_mean : out std_logic_vector(12 downto 0)
146   );
147 end component dsp;
148
149 component signal_loop_rand is
150   port (
151     clk      : in std_logic;
152     rst      : in std_logic;
153     btn      : in std_logic_vector(3 downto 0);
154     period_str : out std_logic;
155     done_ld  : out std_logic;
156     fcw_out  : out std_logic_vector(3 downto 0);
157     sin      : out std_logic_vector(vector_length-1 downto 0);
158     cos      : out std_logic_vector(vector_length-1 downto 0);
159     measurement : out unsigned(4 downto 0);
160     n_electrode : out unsigned(5 downto 0)
161   );
162 end component signal_loop_rand;
163
164 component dac_imp is
165   port (
166     clk      : IN STD_LOGIC;                                --system clock
167     reset_n : IN STD_LOGIC;                                --active low
168     → asynchronous reset
169     dac_tx_ena : IN STD_LOGIC;                            --enable
170     → transaction with DAC
171     addr     : in std_logic_vector(3 downto 0);
172     data     : in std_logic_vector(11 downto 0);
173     mosi_o   : OUT STD_LOGIC;                             --SPI bus to DAC:
174     → master out, slave in (DIN)
175     sclk_o   : out STD_LOGIC;                            --SPI bus to DAC:
176     → serial clock (SCLK)
177     ss_n_o   : out STD_LOGIC_VECTOR(0 DOWNTO 0)        --SPI bus to DAC:
178     → slave select (~SYNC)

```

```

174      );
175  end component;
176
177  component adc_imp is
178    port (
179      clk          : IN      STD_LOGIC;                      --system clock
180      reset_n     : IN      STD_LOGIC;                      --active low
181      -- asynchronous reset
182      -- Data in
183      d0          : IN      STD_LOGIC;                      --channel 0 serial data
184      -- from ADC
185      d1          : IN      STD_LOGIC;                      --channel 1 serial data
186      -- from ADC
187      -- SPI
188      sclk_o       : out    STD_LOGIC;                      --SPI bus from ADC:
189      -- serial clock (SCLK)
190      ss_n_o       : out    STD_LOGIC_VECTOR(0 DOWNTO 0);   --SPI bus from ADC:
191      -- slave select (~SYNC)
192      -- Sampled data
193      electrode0  : out    std_logic_vector(vector_length-1 downto 0);
194      electrode1  : out    std_logic_vector(vector_length-1 downto 0)
195    );
196  end component;
197
198  component fifo is
199    generic (
200      inout_length : integer := (vector_length-1);
201      new_array_length : integer := 262143--(4*array_length-1)
202    );
203    port (
204      clk          : in     std_logic;
205      rst          : in     std_logic;
206      -- Read/write
207      wr_en        : in     std_logic;
208      rd_en        : in     std_logic;
209      full         : out    std_logic;
210      empty        : out    std_logic;
211      -- Data
212      sin_wr       : in     std_logic_vector(inout_length downto 0);
213      sin_rd       : out    std_logic_vector(inout_length downto 0)
214    );
215  end component fifo;
216
217 begin
218  GENERATION: signal_loop_rand
219    port map(
220      clk          => str_50MHz,
221      rst          => rst,
222      btn          => btn_i,
223      period_str  => period_str_i,
224      done_ld      => led(0),
225      fcw_out      => fcw,
226      sin          => sin_ref_i,
227      cos          => cos_ref_i,
228      measurement  => measurement_i,
229      n_electrode  => n_electrode
230    );

```

```

231     ADC: adc_imp
232     port map(
233         clk      => sys_clk,
234         reset_n => not(rst),
235         d0       => d0,
236         d1       => d1,
237         sclk_o   => sclk_adc_i,
238         ss_n_o   => ss_n_adc_i,
239         electrode0 => xn(0),
240         electrode1 => xn(1)
241     );
242
243
244 --PROCESSING: for I in 0 to electrodes-1 generate
245     DSP_gen: dsp
246     port map(
247         clk      => sys_clk,
248         rst      => rst,
249         sin_in   => xn(0),
250         o_sclk   => sclk_adc_i,
251         fcw      => fcw,
252         sin_ref  => sin_ref_i,
253         cos_ref  => cos_ref_i,
254
255         x_out    => open,
256         s_out    => open,
257         c_out    => open,
258         inph_out => open,
259         quad_out => open,
260         period_str => period_str_i,
261
262         magnitude => mag_array_i(0),
263         angle     => ang_array_i(0),
264         xin_mean  => x_mean,
265         inphase_mean => inph_mean,
266         quadrature_mean => quad_mean
267         --eidors_rea => rea_i,--rea_array_i(0),
268         --eidors_res => res_i--res_array_i(0)
269     );
270 --end generate PROCESSING;
271
272     DAC: dac_imp
273     port map(
274         clk      => sys_clk,
275         reset_n => not(rst),
276         dac_tx_ena => tx,
277         addr     => addr_i,
278         data     => sin_ref_i,
279         mosi_o   => o_mosi,
280         sclk_o   => o_sclk,
281         ss_n_o   => o_ss
282     );
283
284
285
286     process(clk, rst)
287     begin
288         if rst = '1' then
289             str_50MHz <= '0';
290         elsif rising_edge(clk) then
291             str_50MHz <= not(str_50MHz);
292         end if;

```

```

293      end process;
294
295      curr_out <= n_electrode(5 downto 3);
296      curr_in <= n_electrode(2 downto 0);
297
298      addr_i <= "0000";--std_logic_vector("0" & curr_in);
299
300      --xin_n(to_integer(curr_out)) <= xn(0);
301      sclk_adc <= sclk_adc_i;
302      ss_n_adc <= ss_n_adc_i;
303
304      mux_s_o <= std_logic_vector(curr_out);
305      mux_s_i <= std_logic_vector(curr_in);
306      oe_n <= '0';
307
308      -- process(clk, rst)
309      -- begin
310          if rst = '1' then
311              ref_cs <= (others => '0');
312              xin <= (others => '0');
313              res <= (others => '0');
314              rea <= (others => '0');
315          elsif rising_edge(clk) then
316              ref_cs <= "0" & btn_i & std_logic_vector(curr_in) & cos_ref_i &
317              & sin_ref_i;
318              xin <= "0" & fcw & std_logic_vector(curr_out) & xn(1) & xn(0);
319              --res <= start_btn_i & freq_up & freq_down & "00000000000000000000000000000000" &
320              & inph_mean;-- 1 + 1 + 1 + 12 = 15
321              --rea <= "00000000000000000000000000000000" & quad_mean;-- 2 + 11 = 13
322
323          CORDIC <= "0000" & std_logic_vector(mag_array_i(0)) &
324              & std_logic_vector(ang_array_i(0));
325          LIA <= "000000" & quad_mean & inph_mean;
326          -- end if;
327          -- end process;
328
329
330      sys_clk <= clk;
331      --led(3) <= sys_halt_i;--'0' when rst = '1' else
332      --      sys_halt_axi(31) when rising_edge(clk) else
333      --      sys_halt_i;
334
335      start_btn_i <= btn(3);
336      btn_i <= btn;
337      freq_up <= btn(1);
338      freq_down <= btn(0);
339      led(3) <= btn(3);
340      --angle <= "0000000" & ang_array_i(0);
341      --magnitude <= "0000000" & mag_array_i(0);
342
343      --impedance <= "000000000000" & std_logic_vector(i_electrode) &
344      & res_array_i(to_integer(i_electrode)) &
345      & rea_array_i(to_integer(i_electrode));
346      --cordic <= "000000000000" & std_logic_vector(i_electrode) &
347      & mag_array_i(to_integer(i_electrode)) &
348      & ang_array_i(to_integer(i_electrode));

```

```
348     angle_out      <= std_logic_vector(ang_array_i(0));
349     magnitude_out <= std_logic_vector(mag_array_i(0));
350
351 end rtl;
```

Source Code C.22: Randomized testbench

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.array_pkg.all;
5  use work.sine_wave_pkg.all;
6  use work.timer_pkg.all;
7  use std.textio.all;
8  use ieee.std_logic_textio.all;
9
10 entity tb_randomized_top is
11 end entity;
12
13 architecture beh of tb_randomized_top is
14
15 -- IO
16 signal clk      : std_logic := '0';
17 signal HALF_PERIOD : time := 5 ns;
18
19 signal o_sclk : std_logic := '0';
20
21 signal rst      : std_logic;
22 signal tx       : std_logic;
23
24 signal btn      : std_logic_vector(3 downto 0);
25
26
27 -- Seed
28 type t_seed_table is array (0 to 7) of std_logic_vector(11 downto 0);
29 constant c_seed_table : t_seed_table := ("000000110011", "000000110100",
30                                         "000000110101", "000000110110", "000000110111", "000000111000",
31                                         "000000111001", "000000111010");
32 signal start_seed : std_logic;
33
34 -- Phase
35 signal phase_uut    : std_logic_vector(vector_length-1 downto 0); --Phase from
36             -- phase_acc
37 signal phase_shift, phase_shift_i : std_logic_vector(vector_length-1 downto 0);
38 signal phase        : unsigned(vector_length-1 downto 0);
39 signal phase_seed   : std_logic_vector(vector_length-1 downto 0);
40 signal phase_load   : std_logic;
41
42 -- Dampening
43 signal dampening     : unsigned(vector_length-1 downto 0);
44 signal dampening_i   : std_logic_vector(vector_length-1 downto 0);
45 signal dampening_load : std_logic;
46 signal dampening_seed : std_logic_vector(vector_length-1 downto 0);
47
48 -- Signal
49 signal sine_clean    : std_logic_vector(vector_length-1 downto 0);
50 signal signal_noise  : unsigned(vector_length-1 downto 0);
51 signal signal_output : std_logic_vector(vector_length-1 downto 0);
52
53 signal sine_double_freq : unsigned(vector_length downto 0);
54
55 -- Noise
56 signal noise : unsigned(7 downto 0);
57 signal noise_pos, noise_neg : std_logic_vector(7 downto 0);
58 signal noise_neg_seed, noise_pos_seed : std_logic_vector(7 downto 0);
```

```

57      signal noisy_signal, noisy_signal_d : unsigned(11 downto 0);
58
59      -- Outputs
60      signal ref_cs, res, rea, mag, ang, xin : std_logic_vector(31 downto 0);
61      alias sin : std_logic_vector(11 downto 0)
62          is ref_cs (11 downto 0);
63
64      signal led : std_logic_vector(3 downto 0);
65
66
67      signal x_out, s_out, c_out           : signed(vector_length+1 downto 0);
68      signal inph_out                  : signed(2*vector_length+3 downto 0);
69      signal quad_out                  : signed(2*vector_length+3 downto 0);
70
71      -- Files
72      file ref_file   : text open write_mode is "output/ref.txt";
73      file ref_cos_file : text open write_mode is "output/ref_cs.txt";
74      file sin_file   : text open write_mode is "output/sin.txt";
75      file sig_file   : text open write_mode is "output/signal_output.txt";
76      file res_file   : text open write_mode is "output/res.txt";
77      file rea_file   : text open write_mode is "output/rea.txt";
78      file mag_file   : text open write_mode is "output/mag.txt";
79      file ang_file   : text open write_mode is "output/ang.txt";
80      file phase_file : text open write_mode is "output/phase.txt";
81      file electrode_in_file : text open write_mode is "output/electrode_in.txt";
82      file electrode_out_file : text open write_mode is "output/electrode_out.txt";
83      file freq_file : text open write_mode is "output/frequency.txt";
84      file xmean_file : text open write_mode is "output/xmean.txt";
85
86      file x_file : text open write_mode is "output/x_wave.txt";
87      file s_file : text open write_mode is "output/s_wave.txt";
88      file c_file : text open write_mode is "output/c_wave.txt";
89      file inph_file : text open write_mode is "output/inph_wave.txt";
90      file quad_file : text open write_mode is "output/quad_wave.txt";
91
92      file noise_file : text open write_mode is "output/noise.txt";
93
94      file sin1k : text open write_mode is "output/sin6k_ref.txt";
95      file sin2k : text open write_mode is "output/sin7k_ref.txt";
96      file sin3k : text open write_mode is "output/sin8k_ref.txt";
97      file sin4k : text open write_mode is "output/sin9k_ref.txt";
98      file sin5k : text open write_mode is "output/sin10k_ref.txt";
99
100     signal i       : unsigned(2*vector_length-1 downto 0);
101
102     -- Open signals
103     signal cos_addr_open : unsigned(vector_length-1 downto 0);
104     signal cos_open      : std_logic_vector(vector_length-1 downto 0);
105     signal ss_n_adc_open, o_ss_open : std_logic_vector(0 downto 0);
106     signal sclk_adc_open, clk_open, rst_open, d_open, oe_open, o_mosi_open,
107         → o_sclk_open: std_logic;
108     signal halt_open : std_logic_vector(31 downto 0);
109     signal mux_open : std_logic_vector(2 downto 0);
110
111     component lfsr8 is
112         port (
113             clk       : in std_logic;
114             rst       : in std_logic;
115             start_seed : in std_logic;
116             seed      : in std_logic_vector(7 downto 0);
117             random_out : out std_logic_vector(7 downto 0)
118         );

```

```

118    end component;
119
120  component lfsr12 is
121    port (
122      clk      : in std_logic;
123      rst      : in std_logic;
124      start_seed : in std_logic;
125      seed      : in std_logic_vector(11 downto 0);
126      random_out : out std_logic_vector(11 downto 0)
127    );
128  end component;
129
130  component top_rand is
131    port(
132      clk      : in std_logic;
133      rst      : in std_logic;
134
135      noisy_signal : in std_logic_vector(vector_length-1 downto 0);
136      -- Zynq
137      sys_halt_axi : in std_logic_vector(31 downto 0);
138      clk_slow     : in std_logic;
139      rst_slow     : in std_logic;
140      -- ADC
141      d0          : in std_logic;
142      d1          : in std_logic;
143      sclk_adc    : out std_logic;
144      ss_n_adc    : out std_logic_vector(0 downto 0);
145      -- DAC
146      tx          : in std_logic;
147      o_mosi      : out std_logic;
148      o_sclk      : out std_logic;
149      o_ss         : out std_logic_vector(0 downto 0);
150      -- MUX
151      mux_s       : out std_logic_vector(2 downto 0);
152      oe_n        : out std_logic;
153      -- DMA signals
154      ref_cs      : out std_logic_vector(31 downto 0);--63 downto 0);
155      xin         : out std_logic_vector(31 downto 0);--63 downto 0);
156      -- Impedance
157      res         : out std_logic_vector(31 downto 0);
158      rea         : out std_logic_vector(31 downto 0);
159      cordic      : out std_logic_vector(31 downto 0);
160      magnitude   : out std_logic_vector(31 downto 0);
161      phase_uut   : out std_logic_vector(vector_length-1 downto 0);
162
163      x_out        : out signed(vector_length+1 downto 0);
164      s_out        : out signed(vector_length+1 downto 0);
165      c_out        : out signed(vector_length+1 downto 0);
166      inph_out     : out signed(2*vector_length+3 downto 0);
167      quad_out     : out signed(2*vector_length+3 downto 0);
168      -- PHY
169      btn          : in std_logic_vector(3 downto 0);
170      led          : out std_logic_vector(3 downto 0)
171    );
172  end component top_rand;
173
174  component sin_table is
175    port (
176      clk      : in std_logic;
177      sin_addr : in unsigned(vector_length-1 downto 0);
178      cos_addr : in unsigned(vector_length-1 downto 0);
179      sin      : out std_logic_vector(vector_length-1 downto 0);

```

```

180      cos          : out std_logic_vector(vector_length-1 downto 0)
181    );
182 end component sin_table;
183
184 component fifo is
185   generic (
186     inout_length : integer := vector_length-1;
187     new_array_length : integer := 20--0000
188   );
189   port (
190     clk       : in std_logic;
191     rst       : in std_logic;
192     -- Read/write
193     wr_en    : in std_logic;
194     rd_en    : in std_logic;
195     full     : out std_logic;
196     empty    : out std_logic;
197     -- Data
198     sin_wr   : in std_logic_vector(inout_length downto 0);
199     sin_rd   : out std_logic_vector(inout_length downto 0)
200   );
201 end component fifo;
202
203 component dds_rand is
204   port(
205     clk       : in std_logic;
206     rst       : in std_logic;
207     fcw      : in unsigned(4 downto 0);
208     en_wave  : in std_logic;
209     phase_uut : out std_logic_vector(vector_length-1 downto 0);
210     sin      : out std_logic_vector(vector_length-1 downto 0);
211     cos      : out std_logic_vector(vector_length-1 downto 0)
212   );
213 end component dds_rand;
214
215 -- Frequencies
216 type type_freq is array (0 to 5) of unsigned(4 downto 0);
217 constant fcw_table : type_freq := ("00101", "00110", "00111", "01000",
218   <-- "01001", "00000");-- "00001", "00010", "00011", "00100", "00101");
219 signal freq_modulated : unsigned(vector_length-1+3 downto 0);
220
221 type signal_table is array (0 to 4) of std_logic_vector(vector_length-1 downto
222   0);
222 signal sin_t : signal_table;
223 signal cos_t : signal_table;
224
225 signal str_50MHz : std_logic;
226 signal sine_slow : std_logic_vector(vector_length-1 downto 0);
227
228 begin
229   --Clocking
230
231   process(clk, rst)
232   begin
233     if rst = '1' then
234       str_50MHz <= '0';
235       sine_double_freq <= (others => '0');
236     elsif rising_edge(clk) then
237       str_50MHz <= not(str_50MHz);

```

```

238     freq_modulated <= ("000" & unsigned(sin_t(1)) + ("000" &
239         --> unsigned(sin_t(3))))); --("0" & ("0" & ("0" & unsigned(sine_slow)) +
240         --> ("0" & unsigned(sin_t(0)))) + ("0" & ((("0" & unsigned(sin_t(1))) +
241         --> ("0" & unsigned(sin_t(2))))) + ("0" & ("0" & ((("0" &
242             --> unsigned(sin_t(3))) + ("0" & unsigned(sin_t(4))))));
243     end if;
244 end process;
245
246 -- Loads
247 phase_load      <= '0', '1' after 200 ns, '0' after 210 ns;--, '1' after 200000
248         --> ns, '0' after 200010 ns;
249 dampening_load <= '0', '1' after 200 ns, '0' after 210 ns;--, '1' after 200000
250         --> ns, '0' after 200010 ns;
251 --phase_uut <= << signal .UUT.GENERATION.DDS_out.NCO.nco : std_logic_vector >>;
252
253 -- Buttons
254 btn(3) <= '0', '1' after 100 ns, '0' after 1500 ns;
255 btn(2 downto 0) <= "010";
256
257 -- Seeds
258 start_seed      <= '0', '1' after 100 ns, '0' after 120 ns;
259 noise_pos_seed <= c_seed_table(0)(7 downto 0);
260 noise_neg_seed <= c_seed_table(1)(7 downto 0);
261 phase_seed      <= c_seed_table(2);
262 dampening_seed <= c_seed_table(3);
263
264 DDS_gen: for J in 0 to 4 generate
265     DDS: dds_rand
266         port map(
267             clk      => str_50MHz,
268             rst      => rst,
269             fcw      => fcw_table(J),
270             en_wave  => '1',
271             phase_uut=> open,
272             sin      => sin_t(J),
273             cos      => cos_t(J)
274         );
275     end generate;
276
277 XIN_fifo: fifo
278     port map(
279         clk      => clk,
280         rst      => rst,
281         wr_en   => '1',
282         rd_en   => str_50MHz,
283         full    => open,
284         empty   => open,
285         sin_wr  => std_logic_vector(sine_clean),
286         sin_rd  => sine_slow
287     );
288
289 PAC: sin_table
290     port map(
291         clk      => clk,
292         sin_addr => phase,
293         cos_addr => cos_addr_open,
294         sin      => sine_clean,
295         cos      => cos_open

```

```

294     );
295
296 NOISE_POS_LFSR: lfsr8
297     port map(
298         clk      => o_sclk,
299         rst      => rst,
300         start_seed => start_seed,
301         seed      => noise_pos_seed,
302         random_out => noise_pos
303     );
304
305 NOISE_NEG_LFSR: lfsr8
306     port map(
307         clk      => o_sclk,
308         rst      => rst,
309         start_seed => start_seed,
310         seed      => noise_neg_seed,
311         random_out => noise_neg
312     );
313
314 PHASE_LFSR: lfsr12
315     port map(
316         clk      => clk,
317         rst      => rst,
318         start_seed => start_seed,
319         seed      => phase_seed,
320         random_out => phase_shift
321     );
322
323 DAMPENING_LFSR: lfsr12
324     port map(
325         clk      => o_sclk,
326         rst      => rst,
327         start_seed => start_seed,
328         seed      => dampening_seed,
329         random_out => dampening_i
330     );
331
332 UUT: top_rand
333     port map(
334         clk      => clk,
335         rst      => rst,
336         noisy_signal  => std_logic_vector(freq_modulated(vector_length downto
337             1)),--std_logic_vector(sine_slow(11 downto
338             0)),std_logic_vector(sine_clean),
339             -- Zynq
340             sys_halt_axi  => halt_open,
341             clk_slow    => clk_open,
342             rst_slow    => rst_open,
343             -- ADC
344             d0          => d_open,
345             d1          => d_open,
346             sclk_adc   => sclk_adc_open,
347             ss_n_adc   => ss_n_adc_open,
348             -- DAC
349             tx          => '1',
350             o_mosi     => o_mosi_open,
351             o_sclk     => o_sclk_open,
352             o_ss       => o_ss_open,
353             -- MUX
354             mux_s      => mux_open,
355             oe_n      => oe_open,

```

```

354      -- DMA signals
355      ref_cs      => ref_cs,
356      xin         => xin,
357      -- Impedance
358      res          => res,
359      rea          => rea,
360      cordic       => ang,
361      magnitude    => mag,
362      phase_uut    => phase_uut,
363
364      x_out        => x_out,
365      s_out        => s_out,
366      c_out        => c_out,
367      inph_out     => inph_out,
368      quad_out     => quad_out,
369      -- PHY
370      btn          => btn,
371      led          => led
372  );
373
374  load_PROC: process(clk, rst)
375 begin
376  if rst = '1' then--sine_clean
377    phase      <= (others => '0');
378    phase_shift_i <= (others => '0');
379    dampening   <= (others => '0');
380  elsif rising_edge(clk) then
381    if phase_load = '1' then
382      phase_shift_i <= phase_shift;
383    end if;
384    if dampening_load = '1' then
385      dampening   <= unsigned(dampening_i);
386    end if;
387    phase <= unsigned(phase_uut) + to_unsigned(511,
388      → 12);--unsigned(phase_shift_i);
389    end if;
390  end process;
391
392  NOISE_PROC: process(clk, rst)
393 variable noisy_signal_var : unsigned(12 downto 0);
394 variable noise_var       : unsigned(7 downto 0);
395 begin
396  if rst = '1' then
397    noisy_signal_var := (others => '0');
398    noise_var       := (others => '0');
399    noise           <= (others => '0');
400  elsif rising_edge(clk) then
401    if unsigned(noise_neg) < unsigned(noise_pos) then
402      noise_var       := unsigned(noise_pos) - unsigned(noise_neg);
403      noisy_signal_var := unsigned("0" & unsigned(sine_slow)) + ("00000" &
404      → noise_var));
405    if noisy_signal_var(12) = '1' then
406      noisy_signal <= (others => '1');
407    else
408      noisy_signal <= noisy_signal_var(11 downto 0);
409    end if;
410  else
411    noise_var       := unsigned(noise_neg) - unsigned(noise_pos);
412    if unsigned(sine_slow) > noise_var then
413      noisy_signal <= unsigned(sine_slow) - ("0000" & noise_var);
414    else
415      noisy_signal <= (others => '0');

```

```

414      end if;
415  end if;
416  if noisy_signal > dampening then
417    noisy_signal_d <= noisy_signal - dampening;
418  else
419    noisy_signal_d <= (others => '0');
420  end if;
421  noise <= noise_var;
422 end if;
423 end process;
424
425 WRITE_2_FILE_PROC: process(clk, rst)
426 variable ref_row : line;
427 variable ref_cos_row : line;
428 variable sin_row : line;
429 variable sig_row : line;
430 variable phase_row : line;
431 variable res_row : line;
432 variable rea_row : line;
433 variable mag_row : line;
434 variable ang_row : line;
435 variable curr_in_row : line;
436 variable curr_out_row : line;
437 variable freq_row : line;
438 variable xmean_row : line;
439
440 variable x_wave : line;
441 variable s_wave : line;
442 variable c_wave : line;
443 variable inph_wave : line;
444 variable quad_wave : line;
445
446 variable noise_row : line;
447
448 variable s1_ref : line;
449 variable s2_ref : line;
450 variable s3_ref : line;
451 variable s4_ref : line;
452 variable s5_ref : line;
453
454 begin
455   if rst = '1' then
456     i <= (others => '0');
457   elsif rising_edge(clk) then
458     i <= i + 1;
459     -- noise
460     -- dampening
461     -- fcw
462     -- electrode-ut og inn
463     write(ref_row, to_integer(unsigned(ref_cs(11 downto 0)))); 
464     write(ref_cos_row, to_integer(unsigned(ref_cs(23 downto 12)))); 
465     write(sin_row, to_integer(unsigned(sin_t(0)))); 
466     write(sig_row, to_integer(unsigned(noisy_signal_d))); 
467     write(phase_row, to_integer(unsigned(phase))); 
468     write(res_row, to_integer(signed(res(12 downto 0)))); 
469     write(rea_row, to_integer(signed(rea(12 downto 0)))); 
470
471     write(noise_row, to_integer(unsigned(noise)));
472     writeline(noise_file, noise_row);
473     --write(xmean_row, to_integer(unsigned(reas(31 downto 16)))); 
474     write(curr_in_row, to_integer(unsigned(ref_cs(26 downto 24)))); 

```

```

476     write(curr_out_row, to_integer(unsigned(xin(26 downto 24))));  

477  

478     write(freq_row, to_integer(unsigned(ref_cs(31 downto 28))));  

479  

480     write(ang_row, to_integer(signed(ang)));  

481     write(mag_row, to_integer(unsigned(mag)));  

482  

483     -- Write refs  

484     write(s1_ref, to_integer(unsigned(sin_t(0))));  

485     write(s2_ref, to_integer(unsigned(sin_t(1))));  

486     write(s3_ref, to_integer(unsigned(sin_t(2))));  

487     write(s4_ref, to_integer(unsigned(sin_t(3))));  

488     write(s5_ref, to_integer(unsigned(sin_t(4))));  

489  

490     writeline(sin1k, s1_ref);  

491     writeline(sin2k, s2_ref);  

492     writeline(sin3k, s3_ref);  

493     writeline(sin4k, s4_ref);  

494     writeline(sin5k, s5_ref);  

495  

496     -- Write waveforms  

497     write(x_wave, to_integer(x_out));  

498     write(s_wave, to_integer(s_out));  

499     write(c_wave, to_integer(c_out));  

500     write(inph_wave, to_integer(inph_out));  

501     write(quad_wave, to_integer(quad_out));  

502  

503     writeline(x_file, x_wave);  

504     writeline(s_file, s_wave);  

505     writeline(c_file, c_wave);  

506     writeline(inph_file, inph_wave);  

507     writeline(quad_file, quad_wave);  

508     --writeline(xmean_file, xmean_row);  

509  

510     writeline(ref_file, ref_row);  

511     writeline(ref_cos_file, ref_cos_row);  

512     writeline(sin_file, sin_row);  

513     writeline(sig_file, sig_row);  

514     writeline(phase_file, phase_row);  

515     writeline(res_file, res_row);  

516     writeline(rea_file, rea_row);  

517  

518     writeline(electrode_in_file, curr_in_row);  

519     writeline(electrode_out_file, curr_out_row);  

520     writeline(freq_file, freq_row);  

521  

522     writeline(mag_file, mag_row);  

523     writeline(ang_file, ang_row);  

524   end if;  

525 end process;  

526  

527 end beh;

```

Appendix D

MATLAB code

Source Code D.1: Generating sine table values

```
1 close all;
2
3 np = 4096; % samples
4 A = floor((2^12-1)/2); % max quantized value
5 t = linspace(0,1-1/np,np);
6 sin_table = (round(sin(2*pi*t)*A));
7 sin_table = sin_table + A;
8 max(sin_table);
9 cos_table = (round(cos(2*pi*t)*A)) + A;
10 sin_table_bin = de2bi(sin_table, 'left-msb');
11
12
13 sin2 = sin_table.*sin_table;
14 cos2 = cos_table.*sin_table;
15 cosref = cos_table.*cos_table;
16 figure()
17 plot(t, sin2/(max(sin2)))
18 hold on
19 plot(t, cos2/(max(cos2)))
20 hold on
21 plot(t, cosref/(max(cosref)))
22 hold on
23 plot(t, sin_table/(max(sin_table)))
24 legend("sin2", "cos2", "cos", "sin")
25
26 theta1 = abs((atan2(cos2, sin2)).*(180/pi));
27 theta2 = abs((atan2(sin2, sin_table)).*(180/pi));
28 thetacos = abs((atan2(cos2, cos_table)).*(180/pi));
29
30 figure()
31 plot(t, theta1)
32 hold on
33 plot(t, theta2)
34 hold on
35 plot(t, thetacos)
36 legend("theta1", "theta2", "thetacos")
37 %% lp pi/3
38
39 np = 255;
40 A = 2^14 -1;
41 t = linspace(0,1-1/np,np);
42 sin_table = (round(sin(2*pi*t)*A));
```

```
43 plot(t, sin_table)
44 hold on
45 plot(t(round(np/4):end), sin_table(round(np/4):end))
```

Source Code D.2: Generating frequency tuning words

```

1  %% first
2  np = 16384; % samples
3  electrodes = 8;
4  measurements = 28;
5  sys_clk = 650000000;
6  %sys_clk = 100000000;
7  %ftw = sys_clk./freq;
8  %timer = sys_clk./freq*measurements;
9  k = 1;
10 spi_clk = 50000000;
11
12
13 for i = 12:15
14     for j = 1:4
15         if j == 1
16             bin(k) = 2^i;
17         elseif j == 2
18             bin(k) = 2^i + 2^(i-1);
19         elseif j == 3
20             bin(k) = 2^i + 2^(i-1) + 2^(i-2);
21         elseif j == 4
22             bin(k) = 2^i + 2^(i-1) + 2^(i-2) + 2^(i-3);
23         end
24         k = k + 1;
25     end
26 end
27
28 freqs = sys_clk./bin;
29
30 x = linspace(1, length(bin), length(bin));
31
32 %plot(x, freqs)
33 %ylabel('Frequency')
34
35 ftw = de2bi(ceil(bin/np),16,'left-msb');
36
37 timer = ceil((sys_clk./freqs).*measurements);
38 timer_bin = de2bi(timer,'left-msb');
39
40 %% second
41 n = 14;
42 x = linspace(0, 2^n-1, 2^n);
43 x1 = linspace(0, 1, 2^n);
44 a = pi*x1/2;
45
46 f(x+1) = sin(a) - a;
47
48 plot(x, f)
49
50 %% ny
51 fs = 50000000;
52 %fs = floor(fs/33);
53 per = 1/fs;
54 %freqs = linspace(10000, 100000, 20);
55 freqs = linspace(1000, 100000, 10); %low freq
56 incs = floor((freqs*2^(32))/fs);
57 cycles = ceil(fs./(freqs));
58
59 freqs_rev = (fs*incs)/2^(32);

```

```
60     incs_bin = de2bi(incs, 32, 'left-msb');
```

Source Code D.3: Reading and plotting ILA data

```

1 %% Startup
2 %close all;
3
4 %ila = readtable("ila_electrode.csv");
5 ila = readtable("x_ref_5khz.csv");
6
7 ch0 = ila.EIT_i_top_0_x_il0_11_0_;
8 ch1 = ila.EIT_i_top_0_sref_11_0_;
9 %h2 = ila.Sweep_i_top_0_s_out_13_0_;
10 %% plot
11 close all;
12
13 len = length(ch0);
14 t = linspace(1, len-1, len);
15
16 figure()
17 plot(t, ch0.*3.3./(2^(12)-1));
18 hold on
19 plot(t, ch1.*2.5./(2^(12)-1))
20 hold on
21 %plot(t, ch2.*2.5./(2^(12)-1))
22 title("ILA 5 kHz")
23 legend("ADC channel 0", "DDS sine");
24 xlabel("Sample at 100 MHz")
25 ylabel("Volt")
26 legend("ADC channel 0", "DDS sine output", "Ref offset");
27 ch0_max = max(ch0)
28 ch1_max = max(ch1)
29
30 adc_ch0 = ch0;
31 ref_ch1 = ch1;
32
33 dc_adc = max(adc_ch0)/2
34 dc_ref = max(ref_ch1)/2
35
36 adc_cross = [];
37 j = 1;
38 for i = 1:len-1
39     if adc_ch0(i) >= dc_adc
40         if adc_ch0(i+1) < dc_adc
41             adc_cross(j) = i;
42             j = j+1;
43         end
44     end
45 end
46
47 ref_cross = [];
48 j = 1;
49 for i = 1:len-1
50     if ref_ch1(i) >= dc_ref
51         if ref_ch1(i+1) < dc_ref
52             ref_cross(j) = i;
53             j = j+1;
54         end
55     end
56 end
57
58 diff_adc = [];
59 diff_ref = [];

```

```

60 j = 1;
61 k = 1;
62 for i = 1:len-1
63     diff = absadc_ch0(i+1)-adc_ch0(i));
64     if diff > 0
65         diff_adc(j) = (diff);
66         j = j + 1;
67     end
68     diff = abs(ref_ch1(i+1)-ref_ch1(i));
69     if diff > 0
70         diff_ref(k) = (diff);
71         k = k +1;
72     end
73 end
74 min(diff_adc)
75 min(diff_ref)
76 adc_scale = 3.3/(2^(12)-1);
77
78 adc_min = min(adc_ch0)*adc_scale
79 adc_max = max(adc_ch0)*adc_scale
80 rms = (adc_max-adc_min)/(2*sqrt(2))
81 %%
82 %close all;
83 %len = length(ch0);
84 %t = linspace(1, len-1, len);
85 %for i = 1:10
86 %
87 %    ila = readtable(string("x_ref_" + i + "khz.csv"));
88
89 %    ch0 = ila.Sweep_i_top_0_x_il_11_0_;
90 %    ch1 = ila.Sweep_i_top_0_sref_11_0_;
91 %    figure()
92 %    plot(t, ch0.*3.3./ (2^(12)-1));
93 %    hold on
94 %    plot(t, ch1.*2.5./ (2^(12)-1))
95 %    freq = 2.5*i;
96 %    title(string("ILA "+freq+" kHz"))
97 %    legend("ADC channel 0", "DDS sine output");
98 %    xlabel("Sample at 10 MHz")
99 %    ylabel("Amplitude (V)")
100 %    ch0_rms(i) = (max(ch0)-min(ch0))/(2*sqrt(2))*3.3/(2^(12)-1);
101 %    ch1_rms(i) = (max(ch1)-min(ch1))/(2*sqrt(2))*2.5/(2^(12)-1);
102 %    angle_arr(i) =
103 %        atan(ch0_rms(i)/ch1_rms(i))*180/pi;%atan(mean(ch0)/mean(ch1))*180/pi;%mean(atan(ch0./ch1))*180/pi;
104 %    adc_min(i) = min(ch0)*3.3/(2^(12)-1);
105 %    adc_max(i) = max(ch0)*3.3/(2^(12)-1);
106 %    saveas(gcf, string("ila_measurement_" + freq + "_kHz.svg"));
107 %
108 %adc_range = adc_max-adc_min
109
110 %adc_range_bin = adc_range*(2^(12)-1)/3.3
111 %adc_min_bin = adc_min*(2^(12)-1)/3.3
112 %adc_max_bin = adc_max*(2^(12)-1)/3.3
113
114 %adc_range_diff = max(adc_range_bin) - min(adc_range_bin)
115 %adc_max_diff = max(adc_max_bin) - min(adc_max_bin)
116 %adc_min_diff = max(adc_min_bin) - min(adc_min_bin)
117
118 %%
119 %figure()
120

```

```

121 %freqs = linspace(2500, 25000, 10);
122 %plot(freqs, adc_min, 'ro')
123 %title("LSB at different frequencies")
124 %ylabel("amplitude (V)")
125 %xlabel("Frequency")
126
127 %figure()
128 %plot(freqs, adc_max, 'ro')
129 %title("Highest at different frequencies")
130 %ylabel("amplitude (V)")
131 %xlabel("Frequency")
132
133 %figure()
134 %plot(freqs, adc_range, 'ro')
135 %title("Range at different frequencies")
136 %ylabel("amplitude (V)")
137 %xlabel("Frequency")
138
139 %figure()
140 %plot(freqs, ch0_rms)
141 %hold on
142 %plot(freqs, ch1_rms)
143 %title("RMS at different frequencies")
144 %ylabel("Amplitude (V)")
145 %xlabel("Frequency")
146 %legend("x in", "reference")
147
148 %% Magnitude
149 vout = 1368
150 mag_scaled = ((vout)/(2^(12)-1))*(3.3/2.5)/(1997/1949)
151
152 %% Scaling
153
154 mag_scale = (1/(2^(12)-1))*(3.3/2.5)/(1997/1949);
155 ang_fixed = 1/(2^(7));
156
157 mag_noload = [2476, 967, 978, 1085, 1120, 1129, 1546, 1581, 1578,
    ↪ 1578].*mag_scale;
158 mag10 = [938, 967, 978, 1090, 1120, 1128, 1546, 1581, 1578, 1686].*mag_scale;
159 mag984 = [3177, 3187, 3293, 3303, 3331, 3340, 1365, 1355, 1327, 1368].*mag_scale;
160 mag3k = [2590, 2599, 2627, 1752, 1755, 2848, 2855, 2884, 2890, 2892].*mag_scale;
161
162 ang_noload = [-3549, -3509, -3509, -3541, -3541, -3541, -3549, -3549,
    ↪ -3549].*ang_fixed;
163 ang_10 = [-3395, -3509, -3509, -3541, -3541, -3541, -3549, -3549, -3549,
    ↪ -3546].*ang_fixed;
164 ang_984 = [-3509, -3509, -3541, -3541, -3541, -3541, -3549, -3549, -3549,
    ↪ -3549].*ang_fixed;
165 ang_3k = [-3541, -3541, -3541, -3507, -3507, -3549, -3549, -3549, -3549,
    ↪ -3549].*ang_fixed;
166
167 %% Std and variance
168
169 noload_var = var(ang_noload)
170 noload_std = sqrt(noload_var)
171
172 ang10_var = var(ang_10)
173 ang10_std = sqrt(ang10_var)
174
175 ang984_var = var(ang_984)
176 ang984_std = sqrt(ang984_var)
177

```

```

178 ang3k_var = var(ang_3k)
179 ang3k_std = sqrt(ang3k_var)
180 %% Plot
181 frequency = linspace(1, 10, 10);
182 figure()
183 plot(frequency, mag_noload)
184 hold on
185 plot(frequency, mag10);
186 hold on
187 plot(frequency, mag984);
188 hold on
189 plot(frequency, mag3k);
190 xlabel("Frequency");
191 ylabel("Magnitude (A)")
192 title("Magnitude over frequency")
193 legend("No load", "10 ohm", "984 ohm", "3 kohm")
194
195 figure()
196 plot(frequency, ang_noload)
197 hold on
198 plot(frequency, ang_10);
199 hold on
200 plot(frequency, ang_984);
201 hold on
202 plot(frequency, ang_3k);
203 xlabel("Frequency");
204 ylabel("Angle")
205 title("Angle over frequency")
206 legend("No load", "10 ohm", "984 ohm", "3 kohm")
207
208 %%
209 mag_scale = (1/(2^(12)-1))*(3.3/2.5);
210 ang_fixed = 1/(2^7);
211
212 mag_dac = [2476, 2447, 2435, 1085, 1120, 1129, 1549, 1556, 1590, 1686];
213 ang_dac = [-3549, -3549, -3549, -3541, -3541, -3541, -3549, -3549, -3549, -3549];
214
215 mag_dac_scaled = mag_dac.*mag_scale
216 ang_dac_scaled = ang_dac.*ang_fixed

```

Source Code D.4: Post-processing and plotting of measured data from TIA

```

1  %% Startup
2  close all;
3  clear all;
4
5  path = "june12/";
6  % Resistors
7
8  filename = string(path+"10ohm_1206");
9  fn1 = filename;
10
11 res10_1 = readtable(string(filename + "_1_0.csv"));
12 res10_2 = readtable(string(filename + "_2_0.csv"));
13 res10_3 = readtable(string(filename + "_3_0.csv"));
14 res10_4 = readtable(string(filename + "_4_0.csv"));
15 res10_5 = readtable(string(filename + "_5_0.csv"));
16 res10_6 = readtable(string(filename + "_6_0.csv"));
17 res10_7 = readtable(string(filename + "_7_0.csv"));
18 res10_8 = readtable(string(filename + "_8_0.csv"));
19 res10_9 = readtable(string(filename + "_9_0.csv"));
20 res10_10 = readtable(string(filename + "_10_0.csv"));
21
22 filename = string(path+"984ohm_1206");
23 fn2 = filename;
24
25 res984_1 = readtable(string(filename + "_1_0.csv"));
26 res984_2 = readtable(string(filename + "_2_0.csv"));
27 res984_3 = readtable(string(filename + "_3_0.csv"));
28 res984_4 = readtable(string(filename + "_4_0.csv"));
29 res984_5 = readtable(string(filename + "_5_0.csv"));
30 res984_6 = readtable(string(filename + "_6_0.csv"));
31 res984_7 = readtable(string(filename + "_7_0.csv"));
32 res984_8 = readtable(string(filename + "_8_0.csv"));
33 res984_9 = readtable(string(filename + "_9_0.csv"));
34 res984_10 = readtable(string(filename + "_10_0.csv"));
35
36 filename = string(path+"3kohm_1206");
37 fn3 = filename;
38
39 res3k_1 = readtable(string(filename + "_1_0.csv"));
40 res3k_2 = readtable(string(filename + "_2_0.csv"));
41 res3k_3 = readtable(string(filename + "_3_0.csv"));
42 res3k_4 = readtable(string(filename + "_4_0.csv"));
43 res3k_5 = readtable(string(filename + "_5_0.csv"));
44 res3k_6 = readtable(string(filename + "_6_0.csv"));
45 res3k_7 = readtable(string(filename + "_7_0.csv"));
46 res3k_8 = readtable(string(filename + "_8_0.csv"));
47 res3k_9 = readtable(string(filename + "_9_0.csv"));
48 res3k_10 = readtable(string(filename + "_10_0.csv"));
49
50 %% Plot magnitude
51 close all;
52
53 gain = 1997/1994;
54 bits = (2^(12)-1);
55 scale = (3.3)/(2.5);
56 complete_gain = scale/(gain*bits);
57
58 len = length(res3k_1. impedance);
59 t = linspace(1, len-1, len);

```

```

60 xlab = "Samples at 100 MHz";
61 ylab = "Admittance (S)";
62 for i = 1:10
63     res10 = eval(string("res10_"+i));
64     res984 = eval(string("res984_"+i));
65     res3k = eval(string("res3k_"+i));
66
67 % Plot magnitude
68 figure()
69 plot(t, res10.impedance.*complete_gain);
70 hold on
71 plot(t, res984.impedance.*complete_gain);
72 hold on
73 plot(t, res3k.impedance.*complete_gain);
74 xlabel(xlab)
75 ylabel(ylab)
76 title(string("Admittance at "+i+" kHz"))
77 legend("10 Ohm", "984 Ohm", "3 kOhm")
78 end

```

Source Code D.5: Characterization of CORDIC output

```

1 close all;
2
3 angle_cordic = [0, 0, 0, 180, 180, 90, 45, 63.4765625, 97.140625, 93.53125, 90,
   ↪ 26.5234375, 45, 104.015625, 97.0625, -90, -7.140625, -14.015625, -135,
   ↪ -116.234375, -90, -3.5703125, -7.0625, -153.8046875, -135];
4 matlab_atan2 = [0, 0, 0, 180, 180, 90, 45, 63.4349, 97.1250, 93.5485, 90,
   ↪ 26.5651, 45, 104.0362, 97.0699, -90, -7.1250, -14.0362, -135, -116.3857, -90,
   ↪ -3.5485, -7.0699, -153.6143, -135];
5
6 mat_atan2 = unique(matlab_atan2);
7 ang_cord = unique(angle_cordic);
8
9 diff_ang = mat_atan2 - ang_cord;
10
11 mag_cordic = [0, 2048, 1024, 256, 127, 2048, 2590, 2290, 2063, 2051, 1024, 2290,
   ↪ 1295, 1057, 1030, 256, 2065, 1055, 323, 285, 127, 2055, 1032, 287, 160];
12 mag_matlab = [0, 2048, 1024, 256, 127, 2048, 2896.309376, 2289.733609,
   ↪ 2063.937984, 2051.933966, 1024, 2289.733609, 1448.154688, 1055.51504,
   ↪ 1031.845434, 256, 2063.937984, 1055.51504, 362.038672, 285.7708873, 127,
   ↪ 2051.933966, 1031.845434, 285.7708873, 179.6051224];
13
14 % CORDIC sometimes give different magnitude dependent on the sign
15 mag_cord_u = unique(mag_cordic);
16 mag_cord1 = [0, 127, 160, 256, 285, 323, 1024, 1032, 1055, 1295, 2048, 2051,
   ↪ 2063, 2290, 2590];
17 mag_cord2 = [0, 127, 160, 256, 287, 323, 1024, 1030, 1057, 1295, 2048, 2055,
   ↪ 2065, 2290, 2590];
18 mag_mat_u = unique(mag_matlab);
19
20 diff_mag1 = mag_mat_u - mag_cord1;
21 diff_mag2 = mag_mat_u - mag_cord2;
22
23 %% Plot
24
25 figure()
26 plot(mag_mat_u, diff_mag1, 'ro')
27 hold on
28 plot(mag_mat_u, diff_mag2, 'bo-')
29 yline(0)
30 title("Difference between sqrt(X^2 + Y^2), and CORDIC magnitude")
31 legend("Lowest error", "Highest error");
32 ylabel("Difference")
33 xlabel("Magnitude")
34
35 figure()
36 plot(mat_atan2, diff_ang, 'ro-')
37 yline(0)
38 title("Difference between MATLAB calculated atan2 of angle, and CORDIC angle")
39 ylabel("Difference (degrees)")
40 xlabel("Angle (degrees)")
```

Appendix E

Other code

Source Code E.1: Makefile for simulation

```
1 GHDL=ghdl
2 FLAGS="--std=08"
3 IEEE="--ieee=synopsys"
4
5 all:
6   @$(GHDL) -a $(FLAGS) $(IEEE) pkg/*.vhd
7   @$(GHDL) -a $(FLAGS) $(IEEE) synthesis/*.vhd
8   @$(GHDL) -a $(FLAGS) $(IEEE) testbench/*.vhd
9   @$(GHDL) -e $(FLAGS) $(IEEE) tb_randomized_top
10  @$(GHDL) -r $(FLAGS) $(IEEE) tb_randomized_top --vcd=wave.vcd
    ↳ --stop-time=2ms
```

Source Code E.2: Jupyter Notebook

```

1   {
2     "cells": [
3       {
4         "cell_type": "code",
5         "execution_count": null,
6         "metadata": {},
7         "outputs": [],
8         "source": [
9           "import matplotlib.pyplot as plt\n",
10          "from pynq import Overlay\n",
11          "import pynq.lib.dma\n",
12          "from pynq import Xlnk\n",
13          "import numpy as np\n",
14          "import time\n",
15          "from pynq import allocate\n",
16          "import pandas as pd\n",
17          "import serial\n",
18          "from pynq import GPIO\n",
19          "import time\n",
20          "from pynq import Clocks\n",
21          "\n",
22          "def plot_data(data, name, show):\n",
23            if show == True:\n",
24              t = np.linspace(0, len(data)-1, len(data))\n",
25              plt.plot(t, data, label=f'{name})\n",
26              \n",
27              plt.legend()\n",
28              plt.show()\n",
29            return\n",
30          "\n",
31          "def runall(plot=False, filename=\"sweep\", data_len=32, start=0):\n",
32            #check for start\n",
33            freqs = 1\n",
34            start = 0\n",
35            start = 1\n",
36            while start == 0:\n",
37              dma_xin.recvchannel.transfer(out_buffer_xin)\n",
38              dma_xin.recvchannel.wait()\n",
39              start_arr, xin = divmod(out_buffer_xin, 2**25)\n",
40              start = np.count_nonzero(start_arr)\n",
41              print(\"Sampling start\")\n",
42              #Recieve\n",
43              #dma_ref.recvchannel.wait()\n",
44              #dma_imp.recvchannel.wait()\n",
45              #dma_cor.recvchannel.wait()\n",
46              #dma_xin.recvchannel.wait()\n",
47              for i in range (10):\n",
48                \n",
49                print(f\"Frequency {freqs}kHz\")\n",
50                t_start = time.time()\n",
51                \n",
52                dma_xin.recvchannel.transfer(out_buffer_xin)\n",
53                dma_ref_cs.recvchannel.transfer(out_buffer_res)\n",
54                dma_lia.recvchannel.transfer(out_buffer_rea)\n",
55                dma_cordic.recvchannel.transfer(out_buffer_ang)\n",
56                #Wait\n",
57                dma_xin.recvchannel.wait()\n",
58                dma_ref_cs.recvchannel.wait()\n",
59                dma_lia.recvchannel.wait()\n",

```

```

60      "dma_cordic.recvchannel.wait()\n",
61      "t_end = time.time()\n",
62      "#axi_gpio.write(0x4, 0)\n",
63      "#Arrays\n",
64      "\\\n",
65      "if data_len == 64:\n",
66      "    fcw, sincoselec = divmod(out_buffer_ref, 2**27)\n",
67      "    o_electrode, sincos = divmod(sincoselec, 2**24)\n",
68      "    sin, cos = divmod(sincos, 4096)\n",
69      "    fcw_d, x1x0elec = divmod(out_buffer_xin, 2**27)\n",
70      "    i_electrode, x1x0 = divmod(x1x0elec, 2**24)\n",
71      "    x1, x0 = divmod(x1x0, 4096)\n",
72      "    o_el_imp, imp = divmod(out_buffer_imp, 2**27)\n",
73      "    o_el_cor, cor = divmod(out_buffer_cor, 2**27)\n",
74      "    res, rea = divmod(imp, 2**24)\n",
75      "    mag, ang = divmod(cor, 2**24)\n",
76      "    d = {'sin': sin, 'cos': cos, 'x0': x0, 'x1': x1, 'res': res,
77      "    'rea': rea, 'mag': mag, 'ang': ang, 'fcw': fcw, 'fcw_d': fcw_d, 'o_elec':
78      "    o_electrode, 'i_elec': i_electrode}\n",
79      "    df = pd.DataFrame(data=d)\n",
80      "    df.to_csv(f'{filename}.csv')\n",
81      "elif data_len == 32:\n",
82      "    # XIN sample\n",
83      "    fcw, xin_rest1 = divmod(out_buffer_xin, 2**27)\n",
84      "    o_electrode, xin_rest2 = divmod(xin_rest1, 2**24)\n",
85      "    x1, xin = divmod(xin_rest2, 2**12)\n",
86      "    \n",
87      "    # RES/REF_CS sample\n",
88      "    btn, ref_rest1 = divmod(out_buffer_res, 2**27)\n",
89      "    i_electrode, ref_rest2 = divmod(ref_rest1, 2**24)\n",
90      "    cos, sin = divmod(ref_rest2, 2**12)\n",
91      "    \n",
92      "    # REA/LIA sample\n",
93      "    quad, inph = divmod(out_buffer_rea, 2**13)\n",
94      "    \n",
95      "    # ANG sample\n",
96      "    mag, angle = divmod(out_buffer_ang, 2**16)\n",
97      "    \n",
98      "    # Magnitude\n",
99      "    impedance_gain = 0.6\n",
100     "    impedance = mag*impedance_gain\n",
101     "    \n",
102     "    d = {'btn': btn, 'xin': xin, 'impedance': impedance, 'angle': angle,
103     "    'inphase': inph, 'quadrature': quad, 'fcw': fcw, 'o_elec': o_electrode,
104     "    'i_elec': i_electrode}\n",
105     "    df = pd.DataFrame(data=d)\n",
106     "    df.to_csv(f'{filename}_{i}.csv')\n",
107     "    \n",
108     "    print(f\"Sample time: {t_end-t_start}\")\n",
109     "    #Plot/\n",
110     "    if plot == True:\n",
111     "        #plot_data(cos, \"cos\", False)\n",
112     "        #plot_data(sin, \"sin\", True)\n",
113     "        plot_data(xin, \"x0\", True)\n",
114     "        plot_data(x1, \"x1\", False)\n",
115     "        plot_data(inph, \"res\", False)\n",
116     "        plot_data(quad, \"rea\", False)\n",
117     "        plot_data(impedance, \"impedance\", False)\n",
118     "        plot_data(angle/(4095), \"angle\", False)\n",
119     "    print(f\"FCW: {fcw}\")\n",

```

```

118     "         print(f\"o_elec: {o_electrode} i_elec: {i_electrode}\")\n",
119     "         freq_change = 0\n",
120     "         while freq_change == 0:\n",
121     "             dma_xin.recvchannel.transfer(out_buffer_xin)\n",
122     "             dma_xin.recvchannel.wait()\n",
123     "             btn, xin_rest1 = divmod(out_buffer_xin, 2**25)\n",
124     "             start, freq_btn = divmod(btn, 2**2)\n",
125     "             freq_change = np.count_nonzero(freq_btn)\n",
126     "             freqs = freqs + 1\n",
127     "         \n",
128     "     return"
129   ],
130 },
131 {
132   "cell_type": "code",
133   "execution_count": null,
134   "metadata": {
135     "scrolled": false
136   },
137   "outputs": [],
138   "source": [
139     "# Setup\n",
140     "overlay =
141     ↪ Overlay('/home/xilinx/pynq/overlays/Sweep/EIT.bit')#eit_fir_wrapper/PYNQ2.bit')#\n",
142     "\n",
143     "dma_xin = overlay.axi_dma_1\n",
144     "dma_ref_cs = overlay.axi_dma_0\n",
145     "dma_lia = overlay.axi_dma_2\n",
146     "dma_cordic = overlay.axi_dma_3\n",
147     "#axi_gpio = overlay.axi_gpio_0\n",
148     "\n",
149     "#dma_ang = overlay.axi_dma_4\n",
150     "#dma_mag = overlay.axi_dma_5\n",
151     "\n",
152     "#xlnk = Xlnk()\n",
153     "data_size = 65536\n",
154     "\n",
155     "sin = np.zeros(data_size)\n",
156     "cos = np.zeros(data_size)\n",
157     "x0 = np.zeros(data_size)\n",
158     "x1 = np.zeros(data_size)\n",
159     "\n",
160     "out_buffer_xin = allocate(shape=(data_size,), dtype=np.uint32)\n",
161     "out_buffer_res = allocate(shape=(data_size,), dtype=np.uint32)\n",
162     "out_buffer_rea = allocate(shape=(data_size,), dtype=np.uint32)\n",
163     "out_buffer_ang = allocate(shape=(data_size,), dtype=np.uint32)\n",
164     "#out_buffer_ang = allocate(shape=(data_size,), dtype=np.uint32)\n",
165     "#out_buffer_mag = allocate(shape=(data_size,), dtype=np.uint32)\n",
166     "Clocks.fclk0_mhz = 100"
167   ],
168 },
169 {
170   "cell_type": "code",
171   "execution_count": null,
172   "metadata": {
173     "scrolled": false
174   },
175   "outputs": [],
176   "source": [
177     "#while rst = 1:\n",
178     "cap = 1\n",
179     "gain = \"1_56\"\n",

```

```

179     "supply = 5\n",
180     "e_freq = \"2ph\"\n",
181     "sweep = \"sweep\"\n",
182     "data_len = 32\n",
183     "\n",
184     "runall(True,
185         <-- filename=f\"3kohm_1206_10\",data_len=32)#{sweep}_{gain}gain_cap{cap}_{e_freq}_{supply}V\",
186         <-- data_len=32)"
187     ],
188     "metadata": {
189       "kernelspec": {
190         "display_name": "Python 3",
191         "language": "python",
192         "name": "python3"
193       },
194       "language_info": {
195         "codemirror_mode": {
196           "name": "ipython",
197           "version": 3
198         },
199         "file_extension": ".py",
200         "mimetype": "text/x-python",
201         "name": "python",
202         "nbconvert_exporter": "python",
203         "pygments_lexer": "ipython3",
204         "version": "3.6.5"
205       },
206       "widgets": {
207         "application/vnd.jupyter.widget-state+json": {
208           "state": {},
209           "version_major": 2,
210           "version_minor": 0
211         }
212       }
213     },
214     "nbformat": 4,
215     "nbformat_minor": 2
216   }

```