FPGA Based Readout System for testing multi-Needle Langmuir Probe ASIC

Sondre Fortun Slettemoen



Thesis submitted for the degree of Master in Electrical Engineering, Informatics and Technology 60 credits

> Department of Physics Faculty of mathematics and natural sciences

UNIVERSITY OF OSLO

Spring 2021

FPGA Based Readout System for testing multi-Needle Langmuir Probe ASIC

Sondre Fortun Slettemoen

© 2021 Sondre Fortun Slettemoen

FPGA Based Readout System for testing multi-Needle Langmuir Probe ASIC

http://www.duo.uio.no/

Printed: Reprosentralen, University of Oslo

Abstract

The multi-Needle Langmuir Probe (m-NLP) instrument is an electron density sensor made for sounding rockets and satellites. It is capable of a much higher sampling rate and spacial resolution compared to a traditional single probe system, making it possible to detect small-scale structures in the ionosphere, which is important for space weather analysis. An application-specific integrated circuit (ASIC) is being developed at UiO to replace the off-the-shelf components currently used. A field-programmable gate array (FPGA) based system has been used to test this ASIC before, but in a constrained manner as it lacked the ability to save data and was not very intuitive to use. In this thesis a read-out system for testing and reading-out of this ASIC using a PYNQ-Z2 development board was developed, improving on the downsides of the previous system. This read-out system was successfully tested, with performed measurements for the ASIC ADC and the front-end.

Nomenclature

- ADC Analog-to-digital Converter
- ASIC Application-Specific Integrated Circuit
- DAC Digital-to-analog Converter
- EIDEL Eidsvoll-Electronics
- EM Electro-Magnetic
- ENOB Effective Number of Bits
- EUV Extreme Ultra-Violet
- FE Front-end
- FPGA Field-Programmable Gate Array
- GNSS Global Navigation Satellite System
- GPS Global Positioning System
- HDL Hardware Description Language
- I-V Current-Voltage
- IEEE Institute of Electrical and Electronics Engineers
- IP Intellectual Property
- IRI International Reference Ionosphere
- LSB Least Significant Bit
- m-NIC Multi-Needle Integrated Circuit
- m-NLP Multi-Needle Langmuir Probe
- MCU Microcontroller Unit

- MSB Most Significant Bit
- OtS Off-the-Shelf
- PL Programmable Logic
- PS Processing System
- SoC System-on-Chip
- TEC Total Electron Content
- TIA Transimpedance Amplifier
- UiO University of Oslo
- VHDL Very High Speed Integrated Circuit Hardware Description Language

Acknowledgements

This work was carried out in the period from January 2020 to June 2021. I would like to thank my main supervisor Ketil Røed for introducing me to space electronics and the m-NLP instrument. Thanks to Candice Quinn for all your help with my writing, as well as the help in the lab and designing the PCB. Thanks to Joar Martin Østby for answering all my questions regarding the design of the m-NIC, and a big thanks to Girish Aramanekoppa Subbarao for all your help regarding the operation of the m-NIC. I want to thank Olav Stanly Kyrvestad for all the help related to the lab and ordering new parts whenever it was needed, and Philipp Häfliger for good advice during our bi-weekly meeting. Thanks to my great uncle Olav for providing useful tips and feedback on my writing.

Thanks to everyone at 333 and SEF for making the days more fun and tolerable. Lastly I want to thank my parents, friends and girlfriend for support and patience, especially through these last weeks.

Contents

1	Intro	oduction	7
	1.1	Challenge with the current readout system	7
	1.2	Goal	8
	1.3	Thesis outline	8
2	Bacl	kground theory	9
	2.1	Ionosphere	9
		2.1.1 Ionospheric regions	0
		2.1.2 Plasma	1
	2.2	Langmuir probes	2
		2.2.1 Current-Voltage Characteristics	2
		2.2.2 Parameter Calculation	3
		2.2.3 The m-NLP instrument	4
	2.3	multi-Needle Integrated Circuit	4
		2.3.1 m-NIC ADC	5
		2.3.2 m-NIC1	7
		2.3.3 m-NIC2	8
		2.3.4 Existing readout method	0
	2.4	FPGA based readout systems	0
		2.4.1 FPGA Introduction	1
		2 4 2 Advanced eXtencible Interface 2	1
		2.4.3 PL - PS Hybrids	2
•			
3	Mea	surement System Design 24	4
	3.1	m-NIC PCB	5
		3.1.1 Post-assembly PCB Modifications	6
	3.2	Embedded readout system design	8
		3.2.1 Overview	8
		3.2.2 Requirements	0
		3.2.3 m-NIC PCB interface	0
		3.2.4 Data transfer	4
		3.2.5 Software	5

4	Mea	surement setup 3	6
	4.1	Characterization setup	6
		4.1.1 Requirements	6
		4.1.2 ADC	7
		4.1.3 DAC	8
	4.2	Front-end table test	9
		4.2.1 Probe-current vs output voltage	9
	4.3	Proposed plasma chamber test	0
5	Resi	lts 4	1
	5.1	Measurements	1
		5.1.1 ADC	-2
		5.1.2 DAC 4	-5
		5.1.3 Front-end table test	-6
	5.2	Readout system performance	-6
		5.2.1 Resource utilization	-6
6	Disc	ission 4	-8
	6.1	Measurements	-8
		6.1.1 ADC	8
		6.1.2 DAC	.9
		6.1.3 Front-end measurements	9
	6.2	Readout system	.9
		6.2.1 Requirements	.9
		6.2.2 Limitations	0
7	Con	Jugion	1
/		Susion S	/∎ :1
	/.1		1
Α	VHI	DL Code 55	3
	A.1	pcb interface v3.vhd	3
	A.2	dac control.vhd	57
	A.3	ext dac control.vhd	'3
	A.4	int dac control.vhd	'5
	A.5	tb adc sawtooth.vhd	;2
	A.6	ext adc control.vhd)3
	A.7	int adc control vhd	.8
	A 8	sawtooth wave vhd	13
	A 9	sine wave vhd 10)4
	A 10	sine package vhd 10)6
	A 11	debounce.vhd	2
	1		_
В	Stat	machine Diagrams 11	3

С	Pin assignment	116
D	Python code D.1 Readout code	119 119 122
Е	Vivado block diagram	124
F	m-NIC PCB Schematics	127

Chapter 1

Introduction

The University of Oslo's (UiO) multi-Needle Langmuir Probe (m-NLP) instrument was first developed by T.A Bekkeng in 2009 [1]. Since then, multiple revisions have been adapted for different missions and have been present on both sounding rockets and satellites. Previous versions have relied on off-the-shelf (OtS) components installed on a custom PCB. Utilizing OtS components has its advantages, such as low cost and short development time, but does come with drawbacks such as a large area requirement and high power consumption. Choosing the right components and optimizing PCB layout are two ways of reducing the effects of these downsides, but due to the larger form factor it will in most cases use more power than an ASIC counterpart. An ASIC design called the multi-Needle Integrated Circuit (m-NIC) is currently in development at UiO, with the goal of replacing all of the OtS components used in the original system. One problem with ASIC development is complexity as a small error on a revision can lead to failure of the entire chip, something which would then require a new revision, compared to a PCB where doing modifications is possible to some extent. m-NIC is currently on revision two (m-NIC2), adding additional features and changing some existing modules from the first revision (m-NIC1). For the m-NIC to become flight ready its current problems has to be resolved. Both integrated circuits (IC) have been tested to some extent before but mostly as a proof of concept. Extensive testing on each of the IC's internal module needs to be performed to properly reveal all problems, as well as testing on the system as a whole. A field-programmable gate array (FPGA) based readout system has been suggested in order to thoroughly test and prototype the ASIC system. In future revisions it is proposed to integrate a FPGA readout design into the ASIC, something this readout system would be an early prototype of.

1.1 Challenge with the current readout system

An FPGA based readout system is already in place and has been used in previous rounds of testing. Currently, the state of it is more akin to a collection of code meant for proof-of-concept measurements rather than a fully functioning readout system. One major challenge is its functionality to produce output data back for interpretation, as it currently shows output data on a HEX-display and a row of leds, and has no method of saving data to be properly analysed.

1.2 Goal

The goal of this thesis is to develop a testing focused readout system for both the m-NIC1 and m-NIC2. Something which would enable the possibility of performing measurements for characterizing the internal ADC and DAC, as well as testing the front end in both a table-top configuration and with a Langmuir probe in a plasma chamber.

1.3 Thesis outline

Given below are an overview of this thesis' structure and contents:

- Chapter 2: Background theory gives a brief background of the Ionosphere, plasma, Langmuir probes and UiO's m-NLP instrument. A description of the relevant parts of both the m-NIC1 and m-NIC2 will be provided. As well as an introduction to FPGA based readout systems.
- Chapter 3: Measurement System Design describes the m-NIC PCB and readout system developed in this thesis
- Chapter 4: Measurement Test Setup describes the test-setup for characterization measurements and bench-top testing of the front-end.
- Chapter 5: Results provides results from characterization measurements as well as bench-top testing. Results regarding the performance of the readout system will also be given.
- Chapter 6: Discussion discusses the measurement results, as well as the resulting readout system.
- Chapter 7: Conclusion concludes and summarizes the work done in this thesis.
- Appendix contains very high speed integrated circuit hardware description language (VHDL) code for the programmable logic (PL) design, state machine diagrams, block diagram from Vivado, constraints for I/O assignments, python code for readout and for post-processing and m-NIC PCB schematics.

Chapter 2

Background theory

Each of this chapter's four sections contain a different topic necessary to understand this thesis. A brief introduction to the ionosphere and plasma is presented in the first section. Langmuir probe theory is explained in the second section, and the third section is an overview of the present state of the m-NIC chips. Finally, an introduction to FPGA based readout systems is given.

2.1 Ionosphere

From approximately 60 km up to around 1000 km above the Earths surface lies the ionosphere [2]. The ionosphere ionized, but the ionization grade varies by orders of magnitude depending on height, position and time of day. When solar winds interact with the Earth's magnetic field, particles from the Sun are directed along the field lines down towards the polar regions. Polar regions are the areas around the geomagnetic poles and get the highest amount of mass-particles from the Sun, which can cause disturbances in the ionosphere. Disturbances like this causes accuracy problems for Global Navigation Satellite Systems (GNSS) like Global Positioning System (GPS), as described in paragraph 2.1.2.1.



Figure 2.1: Plot of ionospheric electron density depending on day or night-time. Data from International reference Ionosphere (IRI) model [3]

2.1.1 Ionospheric regions

The ionosphere consists of five layers that can change and vary throughout the day due to solar activity. There are no firm boundaries for these regions due to the fact that the ionosphere changes its characteristics. An example of the electron density in the ionosphere depending on day or night is shown in Figure 2.1.

D Region The D region is the lowest and smallest region. Starting around 60 - 70 km above the surface, and extends to approximately 90 km. Since the density of the atmosphere is much greater there than further up, collisions between particles are more common which changes the dynamics

compared to higher altitudes. But it is still a high enough altitude that high energy electro-magnetic (EM) waves and particles can also ionize the atmosphere [4].

E Region Stretching from 90-100 km to about 120 - 150 km lies the E region. Here, collisions are much less frequent [4], and ionization rate is much higher compared to the D region. Soft X-rays and extreme ultra-violet (EUV) are the predominant drivers of ionization in this region, with the former being the highest. A higher ionization rate will then natural lead to a higher electron density.

F Region Starting around 150 km, the F region will vary greatly in height. Collisions are rare, and the ionization is mainly driven by high energy EM-waves from the sun. Sometimes the F region is referred to F1 and F2 due to changes in its characteristics depending on the time of day [4]. F1 exist only during daylight, the F region then changes into F2 at night.

Plasmasphere Above the F region lies the Plasmasphere, it is also sometimes called the inner magnetosphere. Here, the movement of the plasma is dominated by the Earth's magnetic field, and is therefore relatively stable and irregularity free compared to the lower regions [5].

Magnetosphere is the area around the Earth which is controlled by its magnetic field. It is directly affected by the solar wind, which compresses on the day side and creates a long tail of magnetic field lines on the night side. Similar to how a boat compresses the water in front and leaves a long tail behind.

2.1.2 Plasma

Plasma is a naturally occurring substance and is one of the four fundamental states of matter, it is the matter that makes up the majority of the visible universe. It consists of both neutral and charged particles that together create an ionized gas. At Earth, plasma occurs during lightning strikes and flows around the planet in the Ionosphere. On a smaller day-to-day scale plasma is also created in the fraction of a second during an electro-static discharge (ESD), for example when getting a shock from touching a metallic door handle. In modern-day technology, plasma is used in plasma TV's. To describe a plasma, one usually refers to a few parameters: electron density, electron temperature, plasma potential and magnetization.

2.1.2.1 Small-scale structures

Small-scale structures can be considered as a form of turbulence in the Plasma. Plasma blobs and bubbles are irregularities in the plasma, which can range from hundreds of kilometers to a few meters [6]. These structures are one of the challenges with space weather as it can disturb radio communication. Another issue created by small-scale structures is scintillations, which is caused by variation in refractive index of the plasma that occurs due to difference in n_e . Scintillations disrupt and change the path an EM wave has to travel, increasing the distance it has to travel as seen in Figure 2.2.



Figure 2.2: Figure showing the effects of the ionosphere on GNSS signals [7], where total electron count (TEC) irregularities is plasma bubbles which causes scintillations.

Scintillation effects on GNSS Scintillations decrease the accuracy of GNSS services such as GPS because it alters the EM waves as they travel through the ionosphere[7]. Figure 2.2 shows the difference in possible paths the waves can take through a less turbulent plasma versus one that has irregularities. The present method used to minimize the affects of a non-turbulent ionosphere is the total electron content (TEC), which is an approximation the the amount of electrons between a receiver and a transmitter [8].

2.2 Langmuir probes

Since Irving Langmuir invented the Langmuir probe in the 1920s, it has been widely used to measure different plasma parameters. When a voltage bias is placed on the probe in a plasma it will either attract or repel electrons depending on a positive or negative voltage bias. An I-V curve, as seen in 2.3, is obtained by performing a linear voltage sweep. A linear voltage sweep is a constant change in voltage that has a starting point and a stopping point. For example, 0 V to 10 V. From this sweep the electron density n_e , and the electron temperature T_e , can be determined.

2.2.1 Current-Voltage Characteristics

I-V characteristics of a Langmuir probe are divided into three different regions, "ion saturation", "retardation region" and "electron saturation". These regions can be seen in Figure 2.3. In the ion saturated region, V_b is more negative than V_p , the negative voltage will then repel electrons and



Figure 2.3: Langmuir Probe I-V characteristics illustrating the three main regions. Figure from [9]

attract ions so that the ion current dominates. As in an electronic circuit, the electrons will always follow the least resistive path to a more positive voltage. Langmuir probes will attract electrons and repel ions when V_b is more positive than V_p . In this region the electron current will dominate and increase approximately linear. In the electron retardation region a gradual shift from ion dominating current to electron dominating current will happen as the voltage becomes more positive.

2.2.2 Parameter Calculation

Electron Density The current collected from a probe with the voltage potential V is given in Eq. 2.1 as presented in [10].

$$I_c^2 = \frac{k_B T_e}{2\pi m_e} (n_e q 2\pi r l)^2 \frac{4}{\pi} (1 + \frac{qV}{k_B T_e}) = \frac{2k_B T_e}{m_e} (n_e q 2r l)^2 + \frac{2q}{m_e} (n_e q 2r l)^2 V$$
(2.1)

Where n_e and T_e are the electron density and electron temperature respectively, q is the electron charge and m_e is the electron mass. k_B is the Boltzmann's constant. r Is the radius of the probe and l is the length, V is the probe potential. The two unknown parameters T_e and n_e are separated. Since T_e is not dependent upon the bias voltage, taking the difference in current between two different biases will remove this part of the equation.

$$I_{c2}^{2} - I_{c1}^{2} = \frac{2k_{B}T_{e}}{m_{e}}(n_{e}q2rl)^{2} - \frac{2k_{B}T_{e}}{m_{e}}(n_{e}q2rl)^{2} + \frac{2e}{m_{e}}(n_{e}q2rl)^{2}V_{2} - \frac{2e}{m_{e}}(n_{e}q2rl)^{2}V_{1}$$
$$\Delta(I_{c})^{2} = \frac{2q}{m_{e}}(n_{e}q2rl)^{2}\Delta V$$

$$n_e^2 = \frac{m_e}{2q(q2rl)^2} \frac{\Delta(I_c^2)}{\Delta V}$$
$$n_e = \sqrt{K \frac{\Delta(I_c^2)}{\Delta V}}$$
(2.2)

Where $K = \frac{m_e}{2q(q2rl)^2}$, which is decided upon by the probes geometry. This derivation originates from [10].

Electron Temperature T_e is determined from the electron retardation region [1].

$$T_e = \frac{e}{k_B A_{ret}} \tag{2.3}$$

where A_{ret} represents the slope of the retardation region.

2.2.3 The m-NLP instrument

For plasma measurements in the ionosphere, the major drawback of a single-probe sweep setup is spacial resolution. Given a circular low-earth orbit (LEO) velocity of 7.5 km/s, a sweep of 1 s will give a spacial resolution of 7.5 km. To combat this the m-NLP instrument was developed [10] [1]. Four Langmuir probes are utilized here with individual voltage bias', V_b , where V_b is measured with respect to the spacecraft potential. A curve fit is performed from these four points to create an approximate I-V curve, this eliminates the need for an AC sweep. Samples can now be gathered much faster due to each probe having a static bias voltage, increasing the sampling rate and therefore the spacial resolution.

UiO's m-NLP instrument has been present on 9 sounding rocket launches, as well as a few satellites such as NorSat-1 and ExAlta-1 [11]. Both of which were apart of the QB50 nano satellite mission which is a CubeSats mission for lower thermosphere and re-entry research [12]. Together with Eidsvoll Electronics (EIDEL), the m-NLP has been made into a commercial product, and is per today the only commercial instrument capable of delivering sub meter resolution [13]. A fixed voltage bias increases the sampling rate from mHz up to the kHz range, which can reduce the spacial resolution down to the meter scale [14]. A meter scale resolution introduces the ability to see and analyze small-scale structures in the plasma, such as the mentioned plasma bubbles. Measuring these plasma bubbles will help develop a better understanding of the dynamics of the ionosphere.

2.3 multi-Needle Integrated Circuit

The Nanoelectronics group (NANO) at the Department of Informatics (IFI) has together with the 4DSPACE initiative at the Department of Physics developed two iterations of an ASIC. In the future it is desired that this chip will be used as a replacement for today's OtS components based instrument. Both m-NIC iterations consist of an analog front end, a system for serial communication and the same 16-bit capacitor-resistor hybrid (CR-hybrid) successive approximation register (SAR) ADC [15]. A 7-bit DAC and a programmable front-end controlled through a serial register was added for the

second revision. When referring to m-NIC1 or m-NIC2 in this thesis, it is referred to either revision one or two respectively. When only m-NIC is written without a number, it is meant as a reference to the series of chips and not one revision in particular. m-NICs common ADC will be described in Section 2.3.1, then both iterations of the chip will be described in the following Sections. Table 2.1 provides an overview of the functionality of both chips.

Component	m-NIC1	m-NIC2
ADC	Functional	Functional
ADC Noise	Not quantified	Not quantified
Number of channels	1	2
DAC:	N/A	Semi-functional
ENOB:	12	12
Front end:	Functional	Programmable, non-functioning
Front end noise:	Undocumented	Undocumented
Interface:	4-bit parallel bus	Serial shift register, also a non-functioning SPI module.

Table 2.1: Status overview of both m-NLP IC's.

2.3.1 m-NIC ADC

The ADC is unchanged from the first to second revision. From previous rounds of testing, the ADC has been determined to be functional but noisy [16]. The ADC has previously been calculated to have an effective number of bits (ENOB) of 12 bits in the linear region, this region is defined from 50 mV to 2.7 V. After 2.7 V, the relation between the input voltage and the converted value is no longer linear [16].

2.3.1.1 CR-hybrid SAR ADC

A SAR ADC works by using a comparator to compare the output of a DAC with the input of the ADC. It will begin by comparing the input with the output of the DAC, which will be equal to $V_{Ref}/2$. V_{Ref} is the reference voltage which determines the maximum value. In other words, it is checking if the analog input is higher or lower than the most significant bit (MSB) of the DAC. If it's higher, the MSB of the ADC result becomes a logic high, if not it becomes a logic low. The comparator output is then fed back into the SAR logic, see Figure 2.4. The SAR then moves to the next most significant bit. The same operation is done successively on all bits to find an approximation to the analog input. After finishing with all bits in the SAR, an end-of-conversion (EOC) signal will go high. If doing continuous conversions, the next clock cycle will then give the value of the MSB.

2.3.1.2 Operation

There are two different methods for reading out this ADC. By using the serial register interface described more detailed in Section 2.3.3.1, or by directly connecting to the comparator and EOC output. The ADC uses three external voltage references for the DAC. VL, VM and VH. VH is the



Figure 2.4: Block diagram of a SAR ADC. S/H is a sample and hold block, which makes sure the input of the comparator is kept the same for an entire clock cycle.

high voltage, earlier mentioned as V_{ref} . VM is the middle value which should be as close to VH/2 as possible. VL is the low voltage, and is designed to be connected to ground. The comparator is dependent on a $5\mu A$ bias current to function properly.

2.3.1.3 Propagation delay

During verification of the readout system, an undocumented property of the ADC appeared. After a conversion and EOC has been high for one ADC_CLK period, EOC should go low and MSB will be asserted high if the analog input is higher than V_M . This is not quite what happens, as there is a propagation delay for both EOC and COMP. EOC is asserted around 50 ns after ADC_CLK, and COMP after 100-300 ns. The delay of EOC is constant, while the timing of COMP varies depending on the input voltage, as shown in Figure 2.5. A voltage that is slightly greater than V_M will yeild a longer delay, while a voltage closer to V_H will result in a shorter delay. However, this is expected behaviour as the input voltage increases, the difference between this voltage and the threshold voltage to flip the most significant bit increases. A larger difference will give a faster result as the comparator output will stabilize faster.

2.3.1.4 Performance

As previously mentioned, the ADC has been calculated to have an ENOB of 12-bits in its linear range [16]. During the initial round of testing in 2018, a measurement of the output with a constant 1.65V input was performed. This measurement showed a difference of 35 least-significant-bits (LSBs) between the maximum and minimum value. This indicates a resolution of less than 12-



Figure 2.5: Visuilization of the propegation delay, where t_{ed} is EOCs falling delay and t_{cd} is the variation in COMPs MSB rising delay.

bits. However, this is not conclusive evidence of the ADCs ENOB, as measurements for ground noise and noise from the voltage source is not present. To date, a max sampling rate has not been formally tested. A very clear dip in the resolution and an increase in noise has been measured to be more visible once the sampling rate reaches 40-50 kS/s.

2.3.2 m-NIC1

As seen in table 2.1, m-NIC1 consists of a SAR-ADC, an arbiter and an analog front-end. Only the ADC and front-end are relevant for this thesis and are therefore the only ones described in further detail.



Figure 2.6: A simplified trans-impedance amplifier (TIA) [17] with a current source and feedback resistor connected to the inverting input.

Module m-NIC1 -> m-NIC2 change description		
ADC Mostly unchanged, but now with the option of being multiplexed		
	two channels.	
DAC 7-bit DAC was added		
Channels m-NIC2 contains two Langmuir probe channels instead of one		
Front-end	Programmable gain was added, as well as a redesigned op-amp. However,	
	a design error in the current bias circuitry rendered this module useless.	
Communication	A serial register was added to configure front-end, DAC and read from	
	ADC. An SPI module was added but is not functional.	

Table 2.2: Overview of most relevant changes from m-NIC1 to m-NIC2.

2.3.2.1 Front end

A front end is required in order to convert the Langmuir probe current to a voltage so that it can be measured, this conversion is done with a trans-impedance amplifier (TIA). To enduce a current from the plasma, a bias is applied to the probe via a follower, which is a biasing method using an op-amp. Current then flows into the TIA. Due to the TIA output not being between 0 - 3.3 V, but rather between Vbias - 10 V, a level-shifter and inverter is needed to create an output voltage (OutLS) between 3.3 - 0 V.

A TIA works in principle by receiving an unknown current, which is delivered to an op-amp with a known feedback resistor, and reading the output. In this case the unknown current is the plasma current from the Langmuir probe. Figure 2.6 illustrates a simplified TIA.

2.3.3 m-NIC2

m-NIC2 Is the second and latest revision of the m-NICs. An overview of the changes made is shown in table 2.2

2.3.3.1 Serial interface

The serial interface is a custom interface designed to communicate with the m-NIC2's modules. It consists of writing to 54-bit long serial register using the SI (serial in) port, then asserting a logic high on the SWRITE port. In table 2.3a an overview of the pinout of the serial interface is described. Table 2.3b provides more detailed information about the serial register for controlling the front-end.

Number of bits #	Description	Direction
14	Channel 1	
14	Channel 2	In
8	Independent test DAC	
16	ADC Result	
1	ADC Select channel 1 bit	Out
1	ADC End-of-conversion bit	

(a) Overview of the m-NIC2 shift-register for controlling the front-end, DAC and reading from the ADC.

Number of bits #	Description		
CFBc	Adds 0.5 pF to the 0.5 pF TIA feedback, will lower feedback band-		
	width and noise.		
G1Mc	Sate gain of TIA		
G1Sc	Sets gain of TTA.		
G2Hc	Sats gain of second stage invert and level shift amplifier		
G2Mc	Sets gain of second stage invert and level sint ampriller.		
FHc	High sets 10 kHz corner frequency for sixth order lowpass filter, low		
	sets it to 1 kHz.		
FLPc	High signal enables the low pass filter.		
Vscr[6:0]	Digital input of the DAC		

(b) More detailed view of the register for controlling the Channel 1/2 register in 2.3a.

Table 2.3: Overview and detailed overview of the m-NIC2 serial-register.

2.3.3.2 DAC

The m-NIC2 DAC is a 0-10 V, 7-bit DAC controlled by a serial register. It has three outputs, two of them are used for setting the screen voltage on the Langmuir probes while the third is a testing DAC (TDAC) and is meant for testing purposes. Table 2.4 presents the current issues with the DAC.

Issue	Description
Range	For the screen voltage outputs the range is not 0-10 V, but $1.5 \text{ V} - 10 \text{ V}$. This is because the output goes through a buffer to which does not give any less voltage than 1.5 V .
MSB Switching spike	Another distortion appears at higher frequencies. A spike is visible at around 5V, when the most significant bit changes. This effect is caused by two things. One reason is shifting further in the R2R network that is used in the DAC. The second reason is due to switching between the PMOS amplifier and the NMOS amplifier. When the PMOS is switched off and the NMOS is on. This was a distortion which was also noticed during simulation.
Probe output bias	There is a design flaw with the biasing circuitry for the DAC. The main current reference does not provide enough current for the output buffers. Both VSCR1 and VSCR2 ¹ are then affected, and will not be able to drive even small loads and will also struggle at higher frequencies. This effect was noticed during testing with the readout system developed in this thesis.

Table 2.4: Overview of the issues related to the m-NIC2 DAC.

2.3.4 Existing readout method

During previous testing of both chips, an older Cyclone 2 FPGA board from Intel was used to test the individual modules. In adition to the FPGA, it contained a row of LEDs, switches, headers and four 7-segment display. Using this method, the system could display data on the 7-segmented displays or an array of leds. Averaging filters and the option to display max an min values, it was able to do some debugging and analisys. Saving data was then performed by manually writing down values on a spreadsheet, this was the systems largest limitation. Doing formal characterization would be impossible with the current system, as it is only possible to do measurements on DC signals or very slow mHz waveforms.

2.4 FPGA based readout systems

FPGAs are a popular tool used in readout systems. There are a plethora of reasons for this, for example flexibility in interfacing non-standard communication protocols as well as speed, as FPGAs can process large amounts of data in a parallelized fashion.

2.4.1 FPGA Introduction

An FPGA is primarily built up of Configurable Logic Blocks (CLB), which are essentially blocks programmed to give a certain output given a specific input. Most common building blocks of a CLB are of Look-up-tables (LUT), flip-flops (FF) and often a multiplexter (MUX). Figure 2.7 illustrates the build-up of a CLB. These are the building blocks of an FPGA and are connected togheter with interconnects to create a large mesh of programmable logic. Other blocks such as Block Random Access Memory (BRAM) and Digital Signal Processing (DSP) cells are also a part of an FPGA, but serve specific purposes related to memory or calculations.



Figure 2.7: Example CLB with a 4-bit LUT, SRAM block and FF. Taken from [18]

2.4.2 Advanced eXtencible Interface

AXI is first and foremost a high bandwidth, parallel, multi-master and multi-slave interface. It is mostly used for on-chip communication. As other other high bandwidth interface utilizes, AXI uses one channel for each "type" of communication. This means that there is a seperate bus for data, addresses, ready signals etc. Compared to a 3-wire interface like SPI where the different words (address, data) will be transferred after each-other sequentially. AXI has a separate channel for both read/write addresses and data. There are three types of AXI4 interfaces: AXI4, AXI4-Lite and AXI4-Stream, where the latter two are the focus of this thesis. In this thesis the focus will lie on AXI4-Lite and AXI4-Stream. From here on, AXI4-Stream will be referred to as AXIS and is designed for high-speed data streaming. AXI4-Lite is for simple, low-throughput memory-mapped communication. Both AXI4-Lite and AXIS are compatible with different clock frequencies on the master and slave side.

2.4.2.1 Master/Slave

The AXI interface is based on the Master/Slave model of communication. This means that there will be one device/interface which will be the master, and one or multiple slaves that will follow the

masters instructions. A master will initiate and control the communication, the slave then follows the given instructions.

2.4.2.2 AXI4-Lite

The AXI4-Lite interface consist of five different channels, with read and write channels for both the address and data channel. A write response channel is also present, as the slave will acknowledged a write operation performed by the master. AXI4-Lite is able to do both read and write operations simultaneously, which mean that communication can flow between the master and slave at the same time.



Figure 2.8: Example waveform for a shared clock AXIS transfer, functionality of both tvalid and tready are shown.

2.4.2.3 AXI4-Stream

AXIS is different from AXI4-Lite due to it being a one way data transfer protocol, as it can only transfer data from the master to the slave and not the other direction. The advantage of AXIS comes from the fact that the amount of data to be streamed is unlimited. AXIS utilizes a READY and VALID bus. The slave pulls READY high whenever it is ready to read data, and the master pulls VALID high when it has data ready. A transaction is done when both READY and VALID are high. An optional LAST signal is asserted high for one clock cycle when the master is finished streaming. An example illustrating this behaviour is shown in Figure 2.8.

2.4.3 PL - PS Hybrids

A modern development in SoC FPGA technology is the combination of programmable logic (PL) and a processing system (PS). Combined it has the benefits of an FPGA which can run computa-

tions in parallel and easily interface a non-standard communication protocol, And the single thread performance of a PS, along with the PS running an OS which often has functionality to interface an external PC/CPU that can handle and save data for later analysis.

2.4.3.1 PYNQ-Z2

PYNQ-Z2 utilizes a Zynq7020 which is an aforementioned SoC FPGA, but which is specialized in low development time and usability. On the PS, and embedded Linux version is running a Jupyter notebook. This means that data can be transferred from the PL directly to a python environment, using only a single python command with a custom library.

Chapter 3

Measurement System Design



Figure 3.1: Picture of the PYNQ board (bottom) and m-NIC PCB (top) connected together.

In this chapter the measurement system designed will be described, Figure 3.2 gives an overview of the whole system from a broad perspective where a single ADC/DAC combination is used. Section 3.1 describes a PCB containing both revisions of the m-NIC, as well as an OtS ADC and DAC. Section 3.2 describes a readout and control system developed for this PCB.



Figure 3.2: Block diagram showing the connection between the m-NIC PCB and PYNQ-Z2 based readout system developed in this thesis.

Component name	Brief description
m-NIC1	First revision m-NIC, see 2.3.2
m-NIC2	Second revision m-NIC, see 2.3.3
MAX1133	16-bit, 200 kS/s ADC
TLC7226	8-bit, 0 - 10 V DAC

Table 3.1: Overview of relevant PCB components

3.1 m-NIC PCB

The m-NIC PCB is designed by PhD student Candice Quinn in which both m-NIC chips and reference converters are mounted on. Reference converters are included to be able to perform the same tests as with the m-NIC converters, but with a component which is already characterized and documented by the manufacturer [19] [20]. Both reference components were chosen based on having a higher ENOB, and will therefore be able to produce higher resolution result that may reveal more information compared to the internal converters. Figure 3.3 shows a simplified block diagram of the schematic where only connections between each component is shown and external connections are not included. Table 3.1 gives a short overview of the relevant components on the PCB.



Figure 3.3: Block diagram meant for illustrating the connections between the different PCB components. Not visible in this Figure: Power management, I/O connections and other general circuit components not necessary to understand its function.

3.1.1 Post-assembly PCB Modifications

Prior to the PCB's design, the chips had never been tested together and under the same conditions before. A complex PCB which is being tested for the first time have a high chance of containing some sort of error. After component population some modifications had to be performed in order for it the PCB to function as desired.

Change	Description
Comparator and EOC trace cut	Both m-NICs comparator output, as well as the digital- out (DOUT) port of the MAX1133 ADC were connected to the same header. Since only one ADC were to be active at any given time, this was not seen as an issue but a way to reduce the amount of cables. However, during testing the comparator output was not able to be driven to 3.3 V, and was instead only able to reach around 1V. To solve this, all three signals had to be separated and brought out on headers. A simple trace cut was then performed on m- NIC1 and m-NIC2 comparator trace, while DOUT was left on the original header. m-NIC2s EOC signal was also separated from m-NIC1s EOC in the same fashion as the comparator outputs.
MAX1133 Power Rails change	After production, it was noticed that the digital power rail of the MAX1133 was designed for $5 V \pm 0.25 V$, a volt- age that is too high and potentially harmful to the elec- tronics on the PYNQ board. This did not become an is- sue as the ADC operated the same way with a DVDD of 3.5 V. A trace cut to open the connection between AVDD and DVDD was made, as well as soldering on a header to provide $3.5 V$ to DVDD.
Change gain non-inverting op-amp	The output of the TLC7226 was connected to a TLV217 op-amp in a non-inverting configuration with a gain of 3. Therefore, all outputs greater than 3.3 V from the DAC became 10 V from the output and any input signal greater than 3.3 V became saturated. To solve this, the feedback resistor was replaced by a 0 Ω resistor, bringing the gain down to 1. Full range off the DAC was still not achived as the maximum output of the op-amp was VDD-0.5, resulting in about 95% of the DAC output range being used.
Trace cuts for reference IC	The REF5010AIDR IC is used to provide a stable 10 V reference voltage for TLC7226. Three of its pins which were specified to be unconnected was connected to ground [21], and did therefore not function properly. By cutting these traces, or snipping its legs the connection was eliminated and the reference circuitry performed as intended.

Table 3.2: Table describing the modifications made to the PCB after component placement.



Figure 3.4: Simplified block diagram of the readout system.

3.2 Embedded readout system design

In this section the PYNQ based readout system will be presented.

3.2.1 Overview

The readout system itself contains two main modules referred to as the "m-NIC PCB interface" and "Data transfer module". m-NIC PCB interface connects to the m-NIC PCB to control, configures and readout from its components. Then the data that is going to be sent to the data transfer module is selected. AXIS Master, a 32-bit word module that takes this data and sends it to a FIFO using an AXIS interface. From there the data is gathered by the DMA which then again delivers data to the PS. Now the data is accessible to the user through the python environment which is further explained in Section 3.2.5.1. The Jupyter notebook runs on the Linux operative system and is accessible through Ethernet.

3.2.1.1 User Input

After the SoC is programmed the user can control certain aspects of it operation with button and switches. An active high reset signal is mapped to a button on the PYNQ board. Problems can appear when the button signal is not a square wave, which the output of buttons rarely are when being pressed by a person. To counter this a debouncer is used, and works by detecting activity from the button, then sending a generated square pulse as a replacement for the pure button output. There

are also two switches on the board, SW0 and SW1 that are used to determine which mode is used, as seen in table 3.3.

Mode[0:1]	m-NIC2 DAC	External DAC	m-NIC1/2 ADC	External ADC
"00"	Enabled	Disabled	Enabled	Disabled
"01"	Enabled	Disabled	Enabled	Disabled
"10"	Disabled	Enabled	Disabled	Enabled
"11"	Disabled	Enabled	Disabled	Enabled

Table 3.3: Table explaining what modules are being used for different mode inputs.

Since the physical buttons and switches are not enough to control all the modes of the FPGA design, there is also used an IP module added called "Virtual Input/Output". To be able to use this module one must use the Vivado Synthesis Tool¹ to program the FPGA. Table overviews the operation of this module.

Input	Description
DAC_DATA[7:0]	Selects input data for the DAC when DC mode is selected.
SWEEP_FREQUENCY[20:0]	Selects the divider for the SWEEP clock provided for sine
	and sawtooth generators.
WAVE_TYPE[1:0]	Selects a sinewave("00"), sawtooth("01"), DC mode ("10")
	or random waveform ("11").

Table 3.4: Description of input possibilities with the VIO module.

3.2.1.2 Clocking

The internal main clock (mclk) is a 100 MHz clock from the IO Phase Locked Loop (PLL) clock source. All interconnects and IPs, as well as the m-NIC PCB interface uses this clock. During programming of the FPGA through Jupyter, only the IO PLL will be considered. What this means is that if the design utilizes the ARM PLL source with a generated clock of 80 MHz, the PYNQ will select the closest frequency to that but using the IO PLL clock source. Due to these sources being divided from different oscillators with different base frequencies the resulting frequency might be 79 MHz, without any warning given to the developer. A problem which was noticed after analyzing the ADC data where it seemed to be out of sync from the same data recorded by as oscilloscope.

To create clocks used in other parts of the system, the main 100 MHz clock is divided into slower frequencies. These clocks are generated and sent out to either the m-NIC or one of the other external components, there are problems with this method however. Generating clocks and using them in the FPGA before they are sent out to external pins sends the clocks into the interconnect mesh which

¹Vivado Synthesis Tool is Xilinx's tool for creating designs, synthesis, implementation and programming of a physical FPGA.

#	Description
R.1	Inexpensive. Due to speed requirements being low compared to today's technol-
	ogy it should not cost more than a low-cost FPGA development kit, this would
	mean to less than 3000 NOK.
R.2	Speed, it should be able to handle a transfer-rate of 1.92 Mb/s.
R.3	Ease of use, with the ability to operate with little to no FPGA knowledge.
R.4	Reusability and further development

Table 3.5: Summary of the most important requirements related to the FPGA based readout system.

is inside the FPGA. Causing unnecessary timing delays for the clock compared to on a dedicated clocking tree.

3.2.2 Requirements

As mentioned in [16] the desired sampling rate of the internal ADC is 20 kS/s and requires a clock frequency of 340 kHz 2 , this means a data transfer rate of

$$20 \text{ kbit/s} * 16 \text{ bit} = 320 \text{ kbit/s}$$

must be achieved. This will cover the transfer rate for one ADC at 20 kS/s. In the future the goal is four channels at 20 kS/s, as well as the 8-bit DACs. Including this the requirement is now

$$4 * 20 \text{ kS/s} * 16 \text{ bit} + 4 * 20 \text{ kS/s} * 8 \text{ bit} = 1.92 \text{ Mbit/s}$$

With the current technology this is well within what is expected to be achieved. Expected resource utilization was not a great concern, therefore speed and resource specifications were not qualities which were deemed highest priority.

What is important, however, is finding a development board which would require minimal effort to get started and would also be easy to use while performing measurements. There is also a need for 30-40 input/output (I/O) pins. In the end the TUL PYNQ-Z2 board was selected as the platform to be used, as the board focused on fast development time and flexibility due to having a processing system running Linux. It allows the user (read: not designer) to need no experience with the any FPGA toolchain, but instead program and control the SoC FPGA via python. Requirements for this system are summarised in Table 3.5.

3.2.3 m-NIC PCB interface

In this section the module which controls the components on the PCB is described, it is callen "m-NIC PCB Interface"³ contains three other modules: External ADC Control, m-NIC ADC Control

²It is actually 20.008 kS/s and 340.136 kHz, due to clock division due to 100 M/340 k not being an integer

 $^{^{3}}$ If looking through the code in the appendix, this module will be called pcb_interface_v3 and has changed name in the thesis to make it more readable.



Figure 3.5: Block diagram of the m-NIC PCB interface, which is the hardware abstraction layer (HAL) between the m-NIC PCB and processing system.

and DAC Control. These three modules are together responsible for controlling, configuring and reading-out the physical ADCs and DACs. A MUX controlled by SW1 and SW0 is used to select which data is stored, this is described in table 3.3.

3.2.3.1 External ADC control

This module is responsible for configuring and reading out from the MAX1133 ADC. Figure 3.6 illustrates the timing diagram of the ADC. Internal clocking mode is selected, which means that the internal clock of the ADC is used for the conversion and the external clock provided by the PYNQ board is used for communication only.

Clock generation SCLK is the external serial clock for MAX1133 and should be kept low during the conversion period to improve noise performance [19]. To solve this an enable signal and an and gate was introduced to the output. However, glitches in the combinational logic could then lead to missed clock cycles and short pulses. A common workaround for this issue is most often a change in the structure of the module which is being controlled, which is not possible in this situation.

3.2.3.2 m-NIC1/2 Comparator method

One method of reading out from the adc implemented in both mNIC1 and 2 is to directly read out from the comparator port. This is done by looking at the COMP output and the EOC signal, and


Figure 3.6: Inputs and outputs of the MAX1133 ADC during a conversion. From the MAX1133 Datasheet [19].



Figure 3.7: Detailed timing diagram of two convertions for the m-NIC ADC, looking at the eoc, comp and ADC enable ports. Where index 0 represents the MSB.

is illustrated with an example in Figure 3.7. A sample of the produced data from this method is shown in Figure 3.8. An unexpected difference between this method and the serial register data was observed, as reading directly from the comparator port led to a signal containing much larger levels of noise, as well as abnormally large spikes. The reason for this is most likely that the comparator output will take time to settle if the input is close to the threshold between high and low. Reading this value too early might then result in an interpreted value much higher or lower than the previous and proceeding values.



Figure 3.8: Readout results from the m-NIC1 ADC by using the comparator and EOC port, showing large spikes due to misinterpreted data. Input waveform is a 1.5 Hz triangle wave.

3.2.3.3 m-NIC2 Shift-register control

Controlling the shift register is done with 4 ports and a clock input for SCLK. These 4 ports are SWRITE, SREADB, SO and SI, where SI and SO are data input and output to the register respectively. To perform a write operation, data starts to shift out on the SI port. After 53 clock cycles SWRITE should then be pulled high to perform a write operation. SCLK must be low during this write pulse. A faster write operation can be performed by pulling SWRITE high earlier. To read, a similar operations is performed. SREADB, which should be high when not active, will go low for one SCLK period. 18 bits will then be fed out of the SO port, where the first 16 are the last converted ADC value. Due to the previous readout system had already created a module to read from the shift-register, this module was slightly modified and re-used for this system.

3.2.3.4 DAC control

DAC control function is to control both the internal and external DAC. It is the only module containing sub modules, as it creates different waveforms which is used by both DACs.



Figure 3.9: Timing diagram for the m-NIC2 serial register with one write operation and one read operation.



Figure 3.10: Block diagram of the DAC control module, showing the internal structure.

Random DAC Waveform To create a pseudo-random signal for the DAC, a 16-bit 4-tap⁴ Linear-Feedback shift Register (LFSR) is used. The last 8/7-bits, depending on the DAC, are used for the DAC input. The reason for choosing a 16-bit length is due to the fact that an 8-bit LFSR would create a 128 bit long sequence, while with an 16-bit LFSR the sequence is 65536 bits long. With a longer squence it will take longer before it repeats itself.

3.2.4 Data transfer

Transferring data consists of four main components: AXIS Master, FIFO, DMA and the PS wrapper. A port called TDATA_ASYNC is a 32-bit bus that feeds into the AXI stream master, and the 32-bit word is shown in table 3.6. The AXIS master is generated from the Vivado tool, and has only a slight modification to it. An internal signal called stream_data is set to be the aforementioned TDATA_ASYNC input, resulting in the module functioning to something akin a translator from a

⁴An LFSR feeds some elements in a register back to the input of the register. All feedbacks go through an XOR port with another "tap", which is what a feedback is called. A 16-bit 4-tap then means a 16-bit register with 4 feedbacks.

Bits	Description	
0-15	Selected ADC data	
16	Synchronize wave from the waveform generator	
17	Synchronize wave output from the DAC	
18	Oscilloscope trigger value	
19-22	Always low	
23-30	DAC value	
31	Always high, as this will keep the length of the same when doing string manipulation	
	in python	

Table 3.6: Overview of 32-bit word transferred from the PL design to the DMA.

32-bits bus to AXIS. These AXIS signals are then connected to an AXIS FIFO IP. Both the FIFO AXIS slave and output of the AXIS Master are driven by the same clock, this is described in the next paragraph. AXI FIFO is configured with a depth of 32768, which is then sent to the DMA at a 100 MHz rate. A clock which is used for both the output of the AXIS master and FIFO slave is generated to be the same as the ADC sampling rate.

3.2.5 Software

Python scripts were run in Jupyter to retrieve and plot the data which were received from the FPGA. Jupyter is a python environment run on the PS and is accessible on a PC connected to the PYNQ board. Other code was a simple python program used for plotting and simple analysis.

3.2.5.1 Jupyter

Programming the FPGA is done in Jupyter by using a python Pynq library, that also contains functionality which allows for controlling the DMA. Data capture is initiated by calling a transfer function from said library and waiting for a buffer to be returned, where one buffer is 32-bit wide and $2^{15} = 32768$ long. As previously mentioned, the 32-bit word from the PL contains different data. By reading this word as a string, it is possible to use string manipulation in python to save each individual type of data to variables. After this, the data is then stored in columns in a comma separated values (.csv) file.

Chapter 4

Measurement setup

In this chapter, setups for characterization measurements of the internal converters and testing of the front-end is presented. Two front-end setups are described, with one using a current source and the other using a biased Langmuir probe in a plasma chamber as the input.

4.1 Characterization setup

The m-NIC ADC and DAC are not formally characterised. This needs to be done in order to continue further testing of the chip. Both the ADC and DAC characterization setups utilizes a digital oscilloscope for analog measurements. This is to analyse the DAC output and ADC input. More specifically it is a Keysight DSOX1202G, which is a 200 MHz 2GS/s scope. More in depth description of the setups are found below in Section 4.1.2 and 4.1.3. Since the m-NIC2 DAC has problems with the output buffer, as mentioned in Section 2.3.3.2, it's the TLC7226 output which will be analyzed.

4.1.1 Requirements

For proper statistical analysis of both the ADC and DAC enough samples must be captured. Based on the Institute of Electrical and Electronics Engineers' (IEEE) standards, a minimum of 2^{22} samples will be needed per waveform for ADC analysis and 2^{18} samples for the DAC[22] [23]. There are different requirements for types of waveforms for the ADC and DAC, all waveform types and frequencies can be seen in Table 4.1 for the ADC and Table 4.2 for the DAC.

4.1.1.1 Frequencies

There are three different categories of waveform frequencies which are to be tested: Fine, Medium and Coarse [22] [23]. Medium and coarse are selected to both cause and not cause errors with aliasing, while fine frequencies are selected to specifically get hits on all the converters codes. To do this Eq 4.1 is used. "Where J is an integer that is relatively prime to M. f_{UPDATE} is the update



Figure 4.1: Block diagram of ADC characterization setup

rate and M is the record length." [22].

$$f_i = \frac{J}{M} f_{UPDATE} \tag{4.1}$$

4.1.2 ADC

ADC characterization is performed by sending a known signal to the ADC and analyzing the output. For the signal source, a Keysight 33500B waveform generator is used. A splitter connects the waveform generator output to channel 1 on the oscilloscope. The other side of the splitter connects to the ADC_EXT_IN pin on the m-NIC2 ADC. This pin can be selected as the ADC input by pulling ADC_EXT_SEL to a logic high. Keysight 33500B also has a sync output, a square wave with a 50% duty cycle where one period equals one period of whatever waveform is selected for channel 1. Channel 2 on the oscilloscope and pin AR11 the Pynq board receives this sync wave. By doing this the data from the oscilloscope and PYNQ board can be synced up, despite not sharing absolute time or sampling rate. Figure 4.1 illustrates the setup connections.

4.1.2.1 Trigger

To ensure that the data capture starts at the same time for both the Pynq board and oscilloscope, there is introduced a shared trigger by creating a signal which is 0 when the system is being reset. Calling the data capture function described in Section 3.2.5.1 starts the capture, as long as the system is not actively being reset. Pressing the reset button before calling this function, to then release it will start the capture and pull the trigger high. A high trigger will also start the data capture on the oscilloscope.

Categories	Requirements	Description	
Saala	Full scale $(0 - 3.3V)$	0 to 3.3V	
Scale	Attenuated	0 to 2.97V	
Wayoforms	Sawtooth		
wavelorins	Sine wave		
	Fine	1.273 Hz, 17.867 Hz, 369.41 Hz, 1 kHz	
Frequencies	Medium	3.01 kHz, 5.01 kHz, 6 kHz	
	Coarse	7 kHz, 8 kHz, 9 kHz	

Table 4.1: Overview of the waveforms and frequencies to be used during ADC characterization, based on a sampling rate of 20.008 kHz.

4.1.3 DAC



Figure 4.2: Schematic of DAC characterisation setup

Characterizing the DAC is similar to the ADC characterization setup, but does not require a waveform generator as the waveform is generated on the PYNQ board and sent to the DAC. Channel 1 on the scope is connected to the DAC output, and channel 2 is connected to a pin on the PYNQ board, which produces a square wave of the same nature as the sync wave generated from the waveform generator in Section 4.1.2. Due to issues with the m-NIC2 DAC, the TLC7226 reference DAC will be used for all DAC related measurements instead.

Categories	Requirements	Description
Scale	Full scale	0 to 3.3V
Wayoforms	Sawtooth	
wavelut ms	Sine wave	
	Fine	2.86 Hz, 77.6 Hz, 1181.98 Hz, 1457.4 Hz
Frequencies	Medium	3161 Hz, 4709 Hz, 6022 Hz, 6595 Hz
	Coarse	17658 Hz, 21467 Hz, 23152 Hz, 24468 Hz

Table 4.2: Waveforms and frequencies to be used during DAC characterisation, based on a sampling frequency of 50 kS/s.

4.2 Front-end table test



Figure 4.3: Measurements setup for testing m-NIC1 front-end, the arrow indicates the direction of a negative current.

In the previous section, a setup for capturing ADC and DAC measurements was described for doing characterization of both modules. Now, the ADC will be used together with the m-NIC1 front-end to perform a functional test of the chip. As a way to test that the setup is done correctly and that the PCB connections perform as intended, a mock-LP run is performed. A mock-run in this case will be to simulate a positive biased Langmuir probe in a plasma, drawing a negative current. If this tests works, the system should then be ready for measurement with a Langmuir probe in a plasma chamber. To simulate a probe, a voltage source and resistors in the $M\Omega$ range is used and connected to the InS port of m-NIC1.

4.2.1 Probe-current vs output voltage

From simulations done during development of the m-NIC front-end, the measurable current range is shown to be from 1 nA - 2500 nA [15]. After the simulation however, the front-end has not been characterized. To actually quantify the performance of the system as a whole, the relation between the collected current I_c , going into the TIA and the produced output voltage on OutLS must be found. This is done by sending in a known current and measuring the output, by doing this for multiple input currents an I-V curve can be found.



Figure 4.4: Measurements setup for plasma chamber testing

4.3 Proposed plasma chamber test

Using the m-NIC with a Langmuir probe in a plasma environment has never been done before and is not only a test of the readout system, but the functionality of the ICs themselves. The setup closely resembles the one described in Section 4.2, but the current source is now switched with a biased probe in a plasma chamber, as seen in Figure 4.4. Instead of a power supply, the external DAC TLC7226 is used to provide a voltage bias to the front-end which in turn biases the probe, this creates a negative current draw to the front-end input.

Chapter 5

Results

This chapter will present measurements performed with the readout system developed in this thesis, as well as some resource utilization of the FPGA design.

5.1 Measurements

Measurements from a generated input wave to the ADC will be presented, as well as measurements from a m-NIC1 and m-NIC2 table test.

Measurement type	Status
ADC Characterization	Performed for the m-NIC2 ADC, but an error 5.1.1.1 oc- curred for all measurements which was not noticed until a later date. Included in the measurements section are characteri- zation measurements for two frequencies to demonstrate the functionality of the readout system.
DAC characterization	Not performed.
Front-end Table measurements	Performed for both m-NIC1 and m-NIC2 ADC.
Plasma chamber measurements	Not performed.

Table 5.1: Current status of which measurements have been performed.

Frequency	Standard deviation [LSB]	Maximum deviation [LSB]
1.273 Hz	10.06	36
4 mHz	9.92	60

Table 5.2: Calculation of parameters for the deviation from a regress line at different frequencies, as shown in Figure 5.2 and 5.3.



Figure 5.1: Triangle wave input at 1.273 Hz and 1 kHz, measured with the m-NIC2 ADC using the shift-register readout.

5.1.1 ADC

Shown in Figure 5.1 are zoomed in data of a 210 second capture of two input signals. From the 1.273 Hz measurement a linear

Figure 5.2 displays the deviation from a regress line in the linear region for the waveform displayed in Figure 5.1 a). For this wave, the amount of samples analysed in the linear region is approximately 6500 samples which is too low to get one sample per LSB step.

Another measurement was performed, this time a sawtooth wave with a frequency of 4 mHz. With this measurements there are about $4 * 10^6$ samples, this equals approximate 77 samples per LSB step, giving more detailed view. Results from a regress line similar to what was performed on the 1.273 Hz waveform is found in Figure 5.3.

Calculations for both maximum deviation and standard deviation for Figure 5.2 and 5.3 is found in Table 5.2.

For both Figure 5.2 and 5.3 a clear spike can be seen at 1.65 V, this is around VM for the ADC and is where the MSB will be asserted high. This transition is shown in more detail in Figure 5.4



Figure 5.2: Deviation in LSBs from a linear fit in the linear region (50 mV to 2.7 V). Taken from the 1.273 Hz measurement as seen in figure 5.1 a).



Figure 5.3: Deviation in LSBs from a linear fit in the linear region from a 4 mHz sawtooth wave.



Figure 5.4: A zoomed in view of the transition of MSB low to MSB high from the deviation plot in Figure 5.3.

5.1.1.1 ADC issues caused by DAC sweeping

During the data capture of the ADC characterization measurements the external DAC was performing sweeps. It was connected to the output of the m-NIC2 DAC output, which caused the ADC to not perform as expected. Capturing of the input wave was done on a oscilloscope to be synced with the measured ADC data as a way of double checking that everything was correct, this showed that nothing was wrong with the input.



Figure 5.5: Triangle wave output of the m-NIC2 DAC, demonstrating the issues which occur at higher frequencies.

5.1.2 DAC

As described in Table 2.4 there are multiple issues regarding the m-NIC2 DAC, two of which are visible in Figure 5.5. In Figure 5.5a the issue with the output buffer regarding lower voltages is seen to be approximate 0.8 V. Figure 5.5b shows an effect which has not been documented prior to these measurements. The output voltage of the DAC struggles to follow the input, and settles at an offset close to 3.1 V with a peak to peak voltage of approximate 2.2 V.

5.1.3 Front-end table test

Figure 5.6 shows the relation between input current on the TIA input port InS and its voltage output OutLS. An approximate linear relation can be seen as the current becomes more negative¹. For the m-NIC2 -1500 nA measurement an unknown error occurred, which the reason for the output voltage being zero, in the linear fit performed in Figure 5.6 this measurements is left out on purpose.



Figure 5.6: Comparison between m-NIC1 ADC and m-NIC2 ADC of the measured output voltage of the m-NIC1 front-end.

5.2 Readout system performance

In this section, the FPGA design resource utilization and timing performance will be presented.

5.2.1 Resource utilization

Table 5.3 presents the FPGA resources used for both the full system, as well as only the m-NIC PCB interface module. It is clearly seen that the m-NIC PCB interface is far less resource demand-

¹Current negative current refers to an electron flow into the chip.

Resource	Total utilization	m-NIC PCB Interface utilization	Amount available
LUT	2994	756	53 200
FF	4273	735	106 400
BRAM	35.5	0	140
I/O	43	43	125

Table 5.3: Table containing the resource utilization of the whole system, as well as only the m-NIC PCB interface.

ing compared to the data transfer module, and the whole system itself is not very resource heavy compared to what is available.

Chapter 6

Discussion

In this final chapter the measurements performed will be discussed and the readout systems performance will be evaluated.

6.1 Measurements

Measurements for both the m-NIC1 and m-NIC2 ADC were performed while testing the m-NIC1 front-end, as well as a measurement of the m-NIC1 ADC with a sawtooth wave as an input. Due to time constraints related to the delivery of this thesis, proper characterization did not have time to take place and plasma chamber testing were scrubbed.

6.1.1 ADC

The measurements for the n-NIC2 ADC gave similar results to what has been shown in earlier rounds of testing, something which proves the functionality of the developed readout system. With the added functionality of saving data automatically, more formal characterisation can be performed.

Comparing the results from this thesis to what was seen in 2018 for the m-NIC1 ADC and there are some differences. In the 2018 round of testing the standard deviation from a linear regress line in the linear region was 8 LSB, and the maximum deviation was 23 [16]. These numbers are lower than the ones found in this thesis, which were 9.92 and 60 respectively for the largest dataset, see 5.2. However, the 2018 measurements were performed with a sampling frequency of 1 S/s compared to 20.008 kS/s which were used in this thesis. A different conversion value when comparing multiple sampling frequencies was also noticed in 2018 [16]. Comparing these two measurements is therefore not straight forward and it is uncertain if the lower standard deviation found in 2018 is due to a less noisy setup, if the m-NIC1 ADC has less noise compared to m-NIC2, if the lower sampling rate helped to reduce noise or if the old measurements simply did not contain enough samples. Proper characterization measurements for the m-NIC2 ADC following IEEE standard 1241-2010[22] will be carried out following the submission of this thesis.

Requirement #	Status
R.1	Achieved
R.2	Achieved
R.3	Partly achieved
R.4	Partly achieved

Table 6.1: Table summarising the requirements described in Section 3.2.2.

6.1.2 DAC

Measurements performed on the DAC illustrated an effect which has previously not been documented as described in Section 5.1.2. DAC characterization of the m-NIC2 DAC was planned, but due to its performance, further measurements for characterization were deemed unnecessary. Increasing the frequency futher from what was shown in Section 5.1.2 only decreased the peak to peak voltage of the output wave, and it shared more and more similarities with a noisy DC signal.

6.1.3 Front-end measurements

Observing the front-end results presented in Section 5.1.3 and a clear trend of a decreasing output voltage is observed for an more negative current (electrons flowing into the front-end). These results are, however, different from what has been documented earlier. Depending on the bias voltage set on the front-end the current range will be different, as in the output voltage will stop decreasing in a linear fashion at different current levels, with a 5 V bias voltage the range was previously determined to be 0 to $1.5 \,\mu A$ [16]. This is not what the results in this thesis show. When performing measurements manually using an oscilloscope the results were reported to be much more similar to what was seen in [16]. The reason for the differing results is not known and the measurements with the m-NIC ADC should be attempted to reproduced.

6.2 Readout system

In this section the performance of the readout system will be discussed and weather it achieved its intended purpose.

6.2.1 Requirements

This section will discuss the requirements and to what degree each of them were fulfilled.

R.1 A PYNQ-Z2 board, together with accessories such as cables, protective case and an SD-card costs 2 013,00 NOK at farnell.no the 27 of May 2021. This is an inexpensive board and satisfies the requirement of keeping the price below 3000 NOK.

R.2 The speed requirement of 2 Mbps was easily achieved by transferring data with the DMA. As power consumption was not a consideration during the development of this design, there was not much reason to change the 100 MHz clock. Seeing that the speed requirement was achieved by such a good margin, the clock frequency could be reduced to save power if this became desirable.

R.3 Performing measurements with the ADC requires the usage of physical switches and running commands in Jupyter, while to control the DAC Vivado is also needed. While it has more functionality compared to the old readout system, it is not easier to use due to needing user input from three different sources to operate with full functionality. Moving the physical button and virtual input/output to the AXI GPIO would create a more intuitive user interface, but would only be a small step in the right direction. To take full advantage of the systems potential, a AXI4-Lite control register should be added, as described in Section 7.1.

R.4 Reusability for this system can be split into two parts, the data-transfer module and the m-NIC PCB interface module. As of now, the data-transfer module can operate at high speeds and easily change its data source. It is not perfect however, as it currently relies on using a clock which is synchronized with the incoming data to transfer at a correct rate. A better option would be to fully utilize the AXIS bus signals, and add functionality for a TVALID¹ signal. The m-NIC PCB interface module is reusable to an extent, as its components can be used in different designs to control its physical counterparts, but the top design would require more changes. Transferring this design over to later revisions of the m-NIC might not be applicable either, as the communication interface might, and should, be changed to a more standard protocol.

6.2.2 Limitations

Due to using Vivado specific IP's the data transfer module is locked to the PYNQ platform. Moving to a different Xilinx PS-PL hybrid platform will require some changes but is still possible given correct specifications, if the decision to use a different manufacturer is made this module would then require a re-design. Being locked to a PS-PL hybrid will also make the transition to integrate the readout design into an ASIC with the front-end functionality more challenging.

Most of the resources used by the design comes from the data transfer module. This module is capable of far higher speeds that what is necessary for this test setup, but does not impact anything in a negative way here. However, for prototyping an FPGA design which could be further developed into the ASIC this would be far from an ideal solution. A UART, SPI or I^2C protocol could be implemented instead to reduce the resource utilization of the data transfer module, and therefore have a smaller area impact on an ASIC.

¹TVALID is one of the masters signals in the AXIS bus. It will go high when it has valid data to transfer, and data will only transfer when it is high as mentioned in 2.4.2

Chapter 7

Conclusion

This thesis main goal was to enable the ability to further understand the m-NIC project by developing a readout system towards both revisions and some reference converter components. A goal which was achieved, and some measurements were successfully done using the developed system, improving on the previous readout system which had been used for similar tests. The two readout modules developed in this thesis, being the m-NIC PCB interface and the data transfer module are both valuable additions to the project. By modifying the m-NIC PCB interface module functionality for a future chip can be integrated, meaning much less work and far less time needs to be dedicated to characterizing future revisions. There are still some issues however, most notable being the user interface to the whole system being a combination of physical inputs, Jupyter¹ and virtual inputs through Vivado². Over the following weeks, characterization measurements for the internal converters and plasma chamber measurements should be performed. This will help the gain better insight in the current state of the m-NIC project.

7.1 Future work

Additional measurements In the near future both characterisation measurements and plasma chamber measurements will be performed. This will help quantify performance and reveal useful information for the next revisions of the m-NIC. More extensive measurements on the front-end is also necessary to find a proper I-V characteristic for different voltage biases.

AXI4-Lite Control register The readout system now is more difficult to control and operate than what it needs to be. To improve usability a memory mapped control register should be added to take over the functionality. This would eliminate the need for the physical switches and the virtual input/output module in Vivado. Writing data to the control register would then be performed in Jupyter and would make the user interface exceedingly less complex and more automatic, something which

¹Python environment initiating the data capture code.

²Xilinx software to program the Zynq7020-SoC.

would also allow for longer characterization captures as scripts could run without the supervision of a person.

Improved data transfer After the data is transferred from the PL to the PS it needs to be saved. Currently, if performing a 210 second data capture at 20 kS/s it will take an additional 10 minutes after the capture is complete to save the data. This data is saved in a csv format with the values being floats. One solution for saving data faster could be to save it as the raw 32-bit word, and do the decoding in post-process. Data could also be saved in smaller files, this could be performed during data capture as it takes approximately 1.6 s to fill the FIFO and 350 μs to empty it.

m-NLP RISC-V Another master project [24] looked at and developed a custom RISC-V core for MNLP. It proved real-time calculations of the electron density within the timing constraints of a 20 kS/s sampling rate was very doable. This reduces the data cost and would allow to capture data at maximum sampling rate for a longer duration.

Appendix A

VHDL Code

A.1 pcb_interface_v3.vhd

```
1 LIBRARY IEEE;
   USE IEEE.std_logic_1164.ALL;
2
3 USE IEEE.NUMERIC_STD.ALL;
   use work.sine_package.all;
4
    --use work.sweep_buffer_pkg.all;
5
6
   ENTITY pcb_interface_v3 IS
7
8
       PORT (-- Board input
9
          mrst : in std_logic;
10
           mclk
                              : in std_logic;
11
          motek : in std_logic,
mode : in std_logic_vector(1 downto 0);
adc_switch : in std_logic;
dbg_led : out std_logic;
adc_selected : out std_logic;
12
13
14
15
           trigger : out std_logic;
16
             -- Generated clocks
17
           int_adc_clk : out std_logic;--std_logic_vector(1 downto 0); -- Should run at
18
             \leftrightarrow 17*samplefreq, samplefreq: 1-10kHz max
            sclk: out std_logic; -- Uncertain, 1MHz maybe?axis_clk_in: in std logic:
19
20
            axis_clk_out : out ct ? -
21
22
                                    : out std_logic;
             -- ADC control
23
            -- Internal ADC
24
           adc_en: out std_logic; --std_logic_vector(1 downto 0);adc_eoc: in std_logic; --std_logic_vector(1 downto 0);adc_comp: in std_logic; --std_logic_vector(1 down
25
26
                                   : in std_logic; --std_logic_vector(1 downto 0); -- Read out
27
             \rightarrow directly from ADC comparator output
28
             qp4d
                         : in std_logic_vector(3 downto 0);
29
             -- External ADC
30
31
             max1132_dout
                                   : in std_logic; -- Dout
```

```
max1132_sstrb
                              : in std_logic; -- SSTRB
32
           max1132_din
                              : out std_logic; -- digital in, write to adc
33
           max1132_rst
                              : out std_logic; -- reset adc
34
           max1132_shdn
                              : out std_logic; -- drive shdn low to put the adc in shutdown
35
           \hookrightarrow mode
           max1132_cs
                              : out std_logic;
36
37
           -- DAC Control
38
            --dac_sweep_ena : in std_logic; -- Or always on? Pullup-header to keep system in
39
            \rightarrow idle
40
           wave_type
                       : in std_logic_vector(1 downto 0); -- Selects sine or sawtooth for DAC
            \leftrightarrow input
                          : in std_logic; -- Clock from PS to DAC, can be changed via jupyter.
41
           sweep_mclk
42
           dac_data
                       : in std_logic_vector(31 downto 0);
43
           -- Serial interface (internal DAC)
44
           -- Need more shif-register control? What happens during x2 dac + adc testing?
45
           adc_selch1 : out std_logic;
46
           adc_ext_sel : out std_logic;
47
           scr_enbias : out std_logic;
48
                     : out std_logic_vector(1 downto 0);
49
           mresb
           si
                      : out std_logic;
50
51
           sreadb
                     : out std_logic;
52
           swrite
                     : out std_logic;
53
           so
                       : in std_logic;
54
           -- External DAC
55
                    : out std_logic_vector(7 downto 0);
           dac out
56
           wr
                       : out std_logic;
57
                       : out std_logic_vector(1 downto 0);
58
           Α
59
           -- AXI
60
           adc_result : out std_logic_vector(31 downto 0);
61
62
           axis_clk_counter : out std_logic_vector(31 downto 0);
                         : out std_logic_vector(1 downto 0);
           led
63
          comp_delayed : out std_logic;
64
                          : out std_logic;
          eoc_delayed
65
                           : out std_logic;
           tvalid
66
          -- sweep_buffer : out buffer_array
67
68
          -- DEBUG
69
          reg_bank_sel
                          : in std_logic_vector(2 downto 0);
70
71
                          : out std_logic;
          sweep_sync
72
          input_sync
                          : in std_logic;
73
          dac_frequency_vio : in std_logic_vector(20 downto 0);
          dac_latch : in std_logic;
74
                              : out std_logic_vector(15 downto 0)
          dbg_adc_data_ila
75
       );
76
77
78
   END ENTITY pcb_interface_v3;
```

```
79
```

```
ARCHITECTURE arch OF pcb_interface_v3 IS
80
81
         component debounce is
82
            port (
83
                         : in std_logic;
                mclk
84
                        : in std_logic;
                mrst
85
                button_inp : in std_logic;
86
                button_stable : out std_logic
87
88
89
             );
90
         end component;
91
        component dac_control is
92
            port(
                 clk
                         : in std_logic;
93
                sweep_mclk : in std_logic;
94
                reset : in std_logic;
95
                 enable : in std_logic;
96
                sclk : out std_logic;
97
                        : out std_logic;
                si
98
                sreadb : out std_logic;
99
                swrite : out std_logic;
100
                sweep_ena : in std_logic;
101
102
                dac_data : in std_logic_vector(7 downto 0);
103
104
                conf_reg_data
                                : in std_logic_vector(6 downto 0);
                               : in std_logic_vector(2 downto 0);
105
                reg_bank_sel
                conf_reg_latch : in std_logic;
106
                dac_out : out sine_vector_type;
107
                         : out std_logic;
                wr
108
                         : out std_logic_vector(1 downto 0);
                А
109
                 adc_eoc : in std_logic;
110
                 sweep_sync : out std_logic;
111
                 dac_frequency : in std_logic_vector(20 downto 0);
112
                dac_latch : in std_logic;
113
                             : in std_logic_vector(1 downto 0);
114
                wave_type
                wr_clk_out : out std_logic
115
             );
116
        end component dac_control;
117
118
        component int_adc_control is
119
120
            port (
                mclk_adc
                             : in std_logic;
121
                reset : in std_logic;
122
123
                enable_control : in std_logic;
                 -- ADC select
124
                adc_selch1 : out std_logic;
125
                adc_ext_sel : out std_logic;
126
                scr_enbias : out std_logic;
127
                 -- ADC control
128
                mresb
                          : out std_logic;
129
                adc_clk
130
                              : out std_logic;
                adc_en
                              : out std_logic;
131
```

```
adc_eoc
                             : in std_logic;
132
                             : in std_logic; -- Read out directly from ADC comparator output
133
                adc_comp
                 \hookrightarrow
                adc_result : out std_logic_vector(15 downto 0);
134
                 comp_delayed : out std_logic;
135
                              : out std_logic;
                 eoc_delayed
136
                tvalid
                                 : out std_logic
137
            );
138
        end component int_adc_control;
139
140
141
         component ext_adc_control is
142
            port (
143
                mclk_ext_adc
                                : in std_logic;
                 enable : in std_logic; -- outside decider of exADC is being used
144
                reset : in std_logic; -- reset signal for exADC
145
146
                         : in std_logic; -- Dout
                dout
147
                sstrb : in std_logic; -- SSTRB
148
                        : out std_logic; -- digital in, write to adc
                din
149
                adc_rst : out std_logic; -- reset adc
150
                 exadc_clk : out std_logic; -- clock for adc
151
                        : out std_logic; -- drive shdn low to put the adc in shutdown mode
152
                 shdn
                 cs
                         : out std_logic;
153
154
155
                 exADC_result
                                 : out std_logic_vector(15 downto 0) -- result to pcb_interface
156
            );
        end component ext_adc_control;
157
158
        component tb_adc_arbiter_fifo_3 is
159
            PORT (-- Reset and clk input
160
             reset
                          : IN STD_LOGIC;
161
             clk
                           : IN STD_LOGIC;
162
             -- Reset out
163
                          : OUT STD_LOGIC;
            reset_out
164
             -- ADC
165
              clk_adc
                            : OUT STD_LOGIC;
166
                             : OUT STD_LOGIC;
              adc_en
167
                             : IN STD_LOGIC;
              adc_eoc
168
                             : OUT STD_LOGIC_VECTOR ( 1 DOWNTO 0);
              qpc
169
                             : IN STD_LOGIC_VECTOR ( 3 DOWNTO 0);
              qp4d
170
             -- FIFO
171
              write_clk
                             : OUT STD_LOGIC;
172
              clk_arb
                             : OUT STD_LOGIC;
173
                             : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
              disp_3
174
                             : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
175
               disp_2
                             : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
176
               disp_1
                             : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
              disp_0
177
              -- Debug port
178
              dbg_sel_swt
                           : IN STD_LOGIC_VECTOR ( 1 DOWNTO 0);
179
              dbg_port_sel : OUT STD_LOGIC_VECTOR ( 3 DOWNTO 0);
180
               dbg_port_out : IN STD_LOGIC_VECTOR ( 3 DOWNTO 0);
181
```

```
: OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
                                                                 -- dbg_port_sts : OUT
182
              dbg_sts
              \leftrightarrow STD_LOGIC_VECTOR (3 DOWNTO 0)
              );
183
184
        end component;
185
        component tb_adc_sawtooth is
186
        PORT (-- Board input
187
            reset_in : IN STD_LOGIC; -- R22 (KEY[0])
188
            clk_in
                        : IN STD_LOGIC; -- A12 (24 MHz)
189
            -- ADC select
190
            adc_selch1 : OUT STD_LOGIC; -- G18 (GPI0_1[25])
191
            adc_ext_sel : OUT STD_LOGIC; -- G20 (GPI0_1[24])
192
            scr_enbias : OUT STD_LOGIC; -- E18 (GPI0_1[23])
193
            -- ADC control
194
                     : OUT STD_LOGIC; -- E19 (GPI0_1[22])
195
            mresb
                        : OUT STD_LOGIC; -- F20 (GPI0_1[21])
            adc_clk
196
                       : OUT STD_LOGIC; -- E20 (GPI0_1[20])
            adc_en
197
            adc_eoc : IN STD_LOGIC; -- D20 (GPI0_1[19])
198
            -- ADC output interface
199
                     : OUT STD_LOGIC; -- D19 (GPI0_1[18])
            sclk
200
                        : IN STD_LOGIC; -- C20 (GPI0_1[17])
201
            so
            si
                       : OUT STD_LOGIC; -- C19 (GPI0_1[16])
202
            sreadb
                       : OUT STD_LOGIC; -- C18 (GPI0_1[15])
203
            swrite
                        : OUT STD_LOGIC; -- C17 (GPI0_1[14])
204
205
            -- 7-Segment LED display
            adc_data_3 : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
206
                        : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
            adc_data_2
207
            adc_data_1 : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
208
            adc_data_0 : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
209
            -- Average ADC output
210
            dsp_sel_swt : IN STD_LOGIC; -- L22 (SW[0])
211
            -- Test points
212
            test_point_0 : OUT STD_LOGIC; -- H12 (GPI0_1[0])
213
            test_point_1 : OUT STD_LOGIC; -- H13 (GPI0_1[1])
214
            test_point_2 : OUT STD_LOGIC;
                                          -- H14 (GPIO_1[2])
215
            -- sawtooth generation
216
            sawtooth_signal : OUT std_logic;
217
            adc_result : out std_logic_vector(15 downto 0)
218
219
     );
        end component;
220
221
        CONSTANT ADC_CLK_PERIOD : integer := 5000; -- 600;
222
        CONSTANT SER_CLK_PERIOD : integer := 2400;
223
        CONSTANT AXI_MASTER_CLK_HALFPERIOD : integer := 2499; --2517; --2499; --250;
224
225
226
        signal cur_ser_read
                                 : std_logic;
        signal nxt_ser_read
227
                                 : std_logic;
228
        signal cur_adc_en
                                 : std_logic;
229
        signal nxt_adc_en
                                 : std_logic;
230
231
        signal cur_adc_clk
232
                                 : std_logic;
```

```
signal nxt_adc_clk
                                   : std_logic;
233
234
        signal cur_adc_clk_count : integer := 0;
235
        signal nxt_adc_clk_count : integer;
236
        signal cur_adc_clk_n
                                   : std_logic;
237
        signal nxt_adc_clk_n
                                   : std_logic;
238
        signal cur_adc_clk_n_count: integer := ADC_CLK_PERIOD;
239
        signal nxt_adc_clk_n_count: integer;
240
241
242
         --CONSTANT ADC_CLK_PERIOD
                                       : integer
                                                         := 25000000;
243
244
         -- Serial interface
245
        signal int_sclk : std_logic;
246
         -- External DAC signals
247
        signal int_chipsel : std_logic;
248
        signal int_enable_sine : std_logic := '1';
249
        signal conf_reg_data : std_logic_vector(6 downto 0);
250
251
        --signal enable : std_logic;
252
         --signal reg_bank_sel : std_logic_vector(2 downto 0);
253
        signal conf_reg_latch : std_logic;
254
255
256
257
        signal adc_rst
                             : std_logic;
258
         -- Int ADC signals (adc_comp readout)
259
        signal int_adc_reset : std_logic;
260
                                   : std_logic;
        --signal int_adc_ena
261
        signal int_adc_en
                               : std_logic; -- bedre navn?
262
263
264
         -- External ADC signals
265
266
        signal exADC_enable
                                : std_logic;
267
                               : std_logic;
        signal exADC_reset
268
                               : std_logic;
        signal exADC_dout
269
        signal exADC_sstrb
                               : std_logic;
270
        signal exADC_tconv
                                : std_logic;
271
                                : std_logic;
        signal exADC_din
272
        signal exADC_clk
                               : std_logic;
273
        signal exADC_shdn
                               : std_logic;
274
        signal exADC_result
                               : std_logic_vector(15 downto 0);
275
276
        signal exADC_cs
                                : std_logic;
277
        -- Test mode management
278
        signal int_mode : std_logic_vector(1 downto 0);
279
        signal ext_adc_ena : std_logic;
280
        signal int_adc_ena : std_logic; --_vector(1 downto 0);
281
        signal int_dac_ena : std_logic;
282
283
        signal ext_dac_ena : std_logic;
```

284

```
signal dummy_enable : std_logic;
285
286
        signal dac_sweep_ena : std_logic;
287
288
        signal int_int_adc_clk : std_logic;
289
        signal int_max1132_clk : std_logic;
290
291
        signal int_adc_result : std_logic_vector(15 downto 0);
292
        signal max1132_result
                                : std_logic_vector(15 downto 0);
293
294
295
        signal adc_result_msb
                                : std_logic;
296
         --signal comp_delayed : std_logic;
         --signal eoc_delayed : std_logic;
297
298
         --signal nxt_sweep_buffer : buffer_array;
299
300
        signal int_adc_clk_slow : std_logic;
301
        signal dac_out_int : std_logic_vector(7 downto 0);
302
303
         -- Serial clock
304
305
        SIGNAL cur_ser_clk
                                   : STD_LOGIC;
306
        SIGNAL nxt_ser_clk
                                   : STD_LOGIC;
307
308
        SIGNAL cur_ser_clk_count : INTEGER := 0;
309
        SIGNAL nxt_ser_clk_count : INTEGER;
310
        signal adc_result_s1 : std_logic_vector(15 downto 0);
311
312
        signal mrst_stable : std_logic;
313
        signal adc_switch_stable : std_logic;
314
315
        signal mNIC1ADC_ena : std_logic;
316
        signal mNIC2ADC_ena : std_logic;
317
318
        signal int_adc_result_x1
                                   : std_logic_vector(15 downto 0);
319
        signal int_adc_result_x2 : std_logic_vector(15 downto 0);
320
321
         --signal axis_clk_int
                                       : std_logic;
322
        signal sweep_sync_s1
                                      : std_logic;
323
324
        signal axis_clk_ena
                                : std_logic := '0';
325
326
        signal HIGH : std_logic := '1';
327
        signal LOW : std_logic := '0';
328
329
        signal temp_so : std_logic;
330
331
        signal axis_clk_out_s1 : std_logic;
332
        signal axis_clk_out_s2 : std_logic;
333
334
         --signal tvalid : std_logic;
335
        signal adc_eoc_prev : std_logic;
336
```

```
signal wr_clk_dac : std_logic;
337
338
339
    begin
         -- Testing signals/values
340
         --int_adc_clk(1) <= int_adc_clk_slow(1);
341
         int_adc_clk <= int_adc_clk_slow;</pre>
342
343
         dac_sweep_ena <= '1';</pre>
344
         adc_result_msb <= adc_result_s1(15);</pre>
345
         dbg_led <= adc_result_msb;</pre>
346
347
348
         adc_selected <= mNIC2ADC_ena;</pre>
349
         dbg_adc_data_ila <= int_adc_result_x1;</pre>
350
351
352
353
         -- Clockstuff
354
         int_sclk
                                <= cur_ser_clk;
355
                               <= cur_ser_clk
                                                               WHEN cur_ser_clk_count < SER_CLK_PERIOD
         nxt_ser_clk
356
          ↔ ELSE (cur_ser_clk XOR '1');
         nxt_ser_clk_count <= (cur_ser_clk_count + 1) WHEN cur_ser_clk_count < SER_CLK_PERIOD</pre>
357
         \rightarrow ELSE 0;
358
         --int_sclk <= mclk;
359
         --int_adc_clk <= mclk;
360
         int_max1132_clk <= mclk;</pre>
         --axis_clk <= axis_clk_int;
361
362
         --sclk <= int_sclk;
363
         --max1132_clk <= int_max1132_clk;
364
         int_int_adc_clk <= mclk;</pre>
365
366
         dac_out <= dac_out_int;</pre>
367
         --reg_bank_sel <= "011"; -- Setter output på VSRC1_10
368
         conf_reg_latch <= '0';</pre>
369
         sweep_sync <= sweep_sync_s1;</pre>
370
371
         adc_en <= int_adc_en;</pre>
372
         adc_result(15 downto 0) <= adc_result_s1;</pre>
373
         adc_result(16) <= input_sync;</pre>
374
         adc_result(17) <= sweep_sync_s1;</pre>
375
         adc_result(31) <= '1';</pre>
376
         adc_result(30 downto 23) <= dac_out_int;</pre>
377
378
         axis_clk_counter(31) <= '1';</pre>
379
380
         --temp_so <= adc_comp;
381
         --adc_result(31) <= '1';
382
         --adc_result(29 downto 22) <= dac_out_int;
383
384
         --CLK_GEN_0: clock_generator port map(
385
              --mclk => mclk,
386
```

```
387
            --rst
                     => mrst,
            --ext_adc_clk => ext_adc_clk,
388
            --int_adc_clk => int_adc_clk,
389
            --dac_clk => dac_clk);
390
391
392
393
        ADC_SWITCH_DEBOUNCER: debounce port map(
394
            mclk
                    => mclk,
395
396
            mrst
                    => mrst,
397
            button_inp => adc_switch,
398
            button_stable => adc_switch_stable
399
        );
400
401
        DAC_0: dac_control port map(
402
                    => mclk,
            clk
403
            sweep_mclk => sweep_mclk,
404
            reset => mrst,
405
            enable => ext_dac_ena,
406
            sclk => open,
407
            si
                    => open,
408
409
            sreadb => open,
410
            swrite => open,
411
            sweep_ena => dac_sweep_ena,
            dac_data => dac_data(7 downto 0),
412
            conf_reg_data => conf_reg_data,
413
            reg_bank_sel
                            => reg_bank_sel,
414
            conf_reg_latch => conf_reg_latch,
415
            dac_out => dac_out_int,
416
                    => wr,
417
            wr
            A
                    => A,
418
            adc_eoc => adc_eoc,
419
420
            sweep_sync => sweep_sync_s1,
            dac_frequency => dac_frequency_vio,
421
            dac_latch => dac_latch,
422
            wave_type => wave_type,
423
            wr_clk_out => wr_clk_dac
424
        );
425
426
        ext_adc_0: ext_adc_control port map(
427
            mclk_ext_adc => int_max1132_clk, -- mulig lage en clock genereator?
428
            enable => ext_adc_ena,
429
430
            reset => mrst,
                    => max1132_dout,
431
            dout
            sstrb => max1132_sstrb,
432
            din
                    => max1132_din,
433
            adc_rst => max1132_rst,
434
435
            exadc_clk => max1132_clk,
                       => max1132_shdn,
436
            shdn
                        => max1132_cs,
437
            cs
            exADC_result => max1132_result
438
```

```
439
        );
440
        mNIC2ADC: int_adc_control port map(
441
            mclk_adc => int_int_adc_clk,
442
            reset => mrst,
443
            enable_control => mNIC2ADC_ena,
444
            adc_selch1
                            => open,
445
            adc_ext_sel
                            => open,
446
447
            scr_enbias
                            => open, -- trenger for adc control? er ikke dette dac relatert
448
            mresb
                             => open,
449
            adc_clk
                             => open,
450
            adc_en
                             => open,
                             => adc_eoc,
451
            adc_eoc
                            => adc_comp,
452
            adc_comp
                             => open,
            adc_result
453
                             => comp_delayed,
            comp_delayed
454
                            => eoc_delayed,
            eoc_delayed
455
            tvalid
                             => open
456
        );
457
458
        mNIC1ADC: int_adc_control port map(
459
            mclk_adc => int_int_adc_clk,
460
461
            reset => mrst,
            enable_control => mNIC1ADC_ena,
462
463
            adc_selch1
                            => open,
            adc_ext_sel
464
                            => open,
            scr_enbias
                            => open, -- trenger for adc control? er ikke dette dac relatert
465
            mresb
                            => mresb(0),
466
            adc_clk
                            => open,
467
                            => open,
            adc_en
468
            adc_eoc
                            => adc_eoc,
469
            adc_comp
                            => adc_comp,
470
471
            adc_result
                            => int_adc_result_x1,
472
            comp_delayed
                            => open,
                            => open,
473
            eoc_delayed
            tvalid
                             => open
474
        );
475
476
        mNIC1ADC_qp4d: tb_adc_arbiter_fifo_3 port map(
477
            reset => mrst,
478
            clk
                    => mclk,
479
            reset_out => open, --mresb(0)
480
            clk_adc => open,
481
482
            adc_en => open,
            adc_eoc => adc_eoc,
483
                  => open,
484
            qpc
                    => qp4d,
            qp4d
485
            write_clk => open,
486
            clk_arb
487
                        => open,
488
            disp_3
                        => open,
            disp_2
489
                         => open,
            disp_1
                         => open,
490
```

```
491
             disp_0
                        => open,
492
             dbg_sel_swt => "00",
             dbg_port_sel => open,
493
                             => "0000",
494
             dbg_port_out
             dbg_sts
                             => open
495
             );
496
497
         mNIC2ADC_sr: tb_adc_sawtooth port map(
498
             reset_in => mrst,
499
500
             clk_in
                         => mclk,
             adc_selch1 => open,
501
502
             adc_ext_sel => open,
503
             mresb
                         \Rightarrow mresb(1),
                         => int_adc_clk_slow,
504
            adc_clk
                        => int_adc_en,
            adc_en
505
                        => adc_eoc,
            adc_eoc
506
                         => sclk,
            sclk
507
                         => adc_comp,
            so
508
                         => si,
            si
509
            sreadb
                        => sreadb,
510
            swrite
                         => swrite,
511
            adc_data_3 => open,
512
513
            adc_data_2 => open,
514
            adc_data_1 => open,
515
            adc_data_0 => open,
516
            dsp_sel_swt => HIGH,
            test_point_0
517
                             => open,
                             => open,
            test_point_1
518
            test_point_2
                            => open,
519
             sawtooth_signal => open,
520
             adc_result
                             => int_adc_result_x2
521
         );
522
523
         --P_BUFFER: process(adc_eoc,int_adc_clk_slow,mclk, mrst) is
524
         ___
525
               variable count : integer := 256;
         ___
               begin
526
         ___
                   if(mrst = '1') then
527
         ___
                        nxt_sweep_buffer <= (others => (others => '0'));
528
         ___
                   elsif rising_edge(adc_eoc) then
529
         ___
                        if(count = 0) then
530
         ___
                            sweep_buffer <= nxt_sweep_buffer;</pre>
531
         ___
                            nxt_sweep_buffer <= (others => (others => '0'));
532
         ___
                        else
533
534
         ___
                            count := count - 1;
                            nxt_sweep_buffer(count) <= int_adc_result & "0000000" & int_dac_ena &</pre>
         ___
535
         \leftrightarrow dac_out_int;
         ___
536
                       end if;
         ---
                   end if;
537
         --end process;
538
539
         -- Managing enable signals for different modules
540
         int_mode <= mode;</pre>
541
```

```
542
         axis_clk_out <= axis_clk_out_s1;-- when mode = ""; -- int_adc_clk_slow; --axis_clk_ena</pre>
543
         \leftrightarrow and axis_clk_in;
544
         PROCESS(mclk, mrst)
545
         BEGIN
546
             IF (mrst = '1') THEN
547
                    cur_ser_clk
                                         <= '0';
548
                    cur_ser_clk_count
                                         <= <mark>0</mark>;
549
550
551
552
            ELSIF rising_edge(mclk) THEN
553
                    cur_ser_clk
                                         <= nxt_ser_clk;
                     cur_ser_clk_count <= nxt_ser_clk_count;</pre>
554
555
            END IF;
556
557
        END PROCESS;
558
        559
560
        P_AXIS_CLK: process(mclk, mrst) is --adc_eoc
561
             variable counter : integer := 0;
562
             begin
563
                 if(mrst = '1') then
564
                      axis_clk_out_s1 <= '0';</pre>
565
                      counter := 0;
566
                  --elsif (adc_eoc = '1') then
567
                        axis_clk_out_s1 <= '0';</pre>
568
                  --
                  ___
                        counter := 0;
569
                  elsif rising_edge(mclk) then
570
                      if(counter = AXI_MASTER_CLK_HALFPERIOD) then
571
                          axis_clk_out_s1 <= not axis_clk_out_s1;</pre>
572
                          counter := 0;
573
574
                      end if;
                      counter := counter + 1;
575
                 end if;
576
         end process;
577
578
         axis_clk_out_s2 <= wr_clk_dac;</pre>
579
580
         P_TVALID: process(axis_clk_out_s1, mrst) is -- tvalid, adc_eoc_prev
581
             begin
582
                 if(mrst = '1') then
583
                      tvalid <= '0';</pre>
584
                  elsif rising_edge(axis_clk_out_s1) then
585
586
                      adc_eoc_prev <= adc_eoc;</pre>
                      tvalid <= '1';</pre>
587
588
                      if(adc_eoc_prev < adc_eoc) then -- rising edge</pre>
589
                          tvalid <= '1';</pre>
590
                      end if;
591
                 end if;
592
```

```
end process;
593
594
         P_TRIGGER: process(mclk, mrst) is
595
              begin
596
                   if(mrst = '1') then
597
                       trigger <= '0';</pre>
598
                       adc_result(18) <= '0';</pre>
599
                   elsif rising_edge(mclk) then
600
                       trigger <= '1';</pre>
601
602
                        adc_result(18) <= '1';
603
                   end if;
604
         end process;
605
         P_AXIS_CLK_COUNTER: process(axis_clk_in,mrst) is
606
              variable count : integer := 0;
607
              begin
608
                   if(mrst = '1') then
609
                       count := 0;
610
                   elsif rising_edge(axis_clk_in) then
611
                       if(count < 1073741823) then -- 32-bit max value -2
612
                            count := count + 1;
613
                        else
614
615
                            count := 0;
616
                       end if;
617
                       axis_clk_counter(29 downto 0) <= std_logic_vector(to_unsigned(count,30));</pre>
618
                   end if;
         end process;
619
620
621
         P_ADC_SWITCH: process(mrst, adc_switch_stable) is
622
623
              begin
                   if(mrst = '1') then
624
                       mNIC2ADC_ena <= '1';</pre>
625
                       mNIC1ADC_ena <= '0';</pre>
626
                   elsif(adc_switch_stable'EVENT and adc_switch_stable = '1') then
627
                       mNIC1ADC_ena <= not mNIC1ADC_ena;</pre>
628
                       mNIC2ADC_ena <= not mNIC2ADC_ena;</pre>
629
                   end if;
630
         end process;
631
632
         P_MODE_SELECT: process(mclk, int_mode, int_adc_result_x2) is
633
              begin
634
                   case int_mode is
635
                       when "00" =>
636
                            int_dac_ena <= '1';</pre>
637
                            int_adc_ena <= '1';</pre>
638
                            ext_dac_ena <= '0';</pre>
639
                            ext_adc_ena <= '0';</pre>
640
641
                            led <= "00";</pre>
642
                       when "01" =>
643
                            int_dac_ena <= '1';</pre>
644
```

```
645
                             int_adc_ena <= '0';</pre>
                             ext_dac_ena <= '0';</pre>
646
                             ext_adc_ena <= '1';</pre>
647
                             adc_result_s1(15 downto 0) <= max1132_result;</pre>
648
                            led <= "01";</pre>
649
                        when "10" =>
650
                            int_dac_ena <= '0';</pre>
651
                             int_adc_ena <= '1';</pre>
652
                             ext_dac_ena <= '1';</pre>
653
654
                             ext_adc_ena <= '0';</pre>
655
                             led <= "10";</pre>
                             --if(mNIC2ADC_ena = '1') then
656
                             --adc_result_s1(15 downto 0) <= int_adc_result_x2;
657
                             --elsif(mNIC1ADC_ena = '1') then
658
                             adc_result_s1(15 downto 0) <= int_adc_result_x1;</pre>
659
                             --end if;
660
                        when "11" =>
661
                            int_dac_ena <= '0';</pre>
662
                            int_adc_ena <= '0';</pre>
663
                             ext_dac_ena <= '1';</pre>
664
                             ext_adc_ena <= '1';</pre>
665
                             adc_result_s1(15 downto 0) <= max1132_result;</pre>
666
667
                            led <= "11";</pre>
668
                        when others =>
669
                        end case;
670
              end process;
                                 <= int_mode(0);
          --ext\_adc\_ena
671
          --int\_adc\_ena
                              <= not int_mode(0);
672
          --int_dac_ena
                              <= not int_mode(1);
673
          --ext\_dac\_ena
                              <= int_mode(1);
674
          -- shift register control
675
          adc_ext_sel <= '1'; -- ext_dac_ena;</pre>
676
          scr_enbias <= '1'; -- Always high?</pre>
677
          adc_selch1 <= '0'; -- Always low i think</pre>
678
679
          --adc_result <= int_adc_result when int_adc_ena = '1' else max1132_result;
680
681
682
683
    end architecture;
684
```

A.2 dac_control.vhd

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4 use work.sine_package.all;
5
   entity dac_control is
6
     port (
7
           clk
                  : in std_logic;
8
9
           sweep_mclk : in std_logic;
10
           reset : in std_logic;
           enable : in std_logic;
11
           sclk : out std_logic;
12
13
           sweep_ena : in std_logic;
           si : out std_logic;
14
          sreadb : out std_logic;
15
          swrite : out std_logic;
16
          dac_data : in std_logic_vector(7 downto 0);
17
18
          conf_reg_data : in std_logic_vector(6 downto 0);
19
           reg_bank_sel : in std_logic_vector(2 downto 0);
20
          conf_reg_latch : in std_logic;
21
22
          dac_out : out std_logic_vector(7 downto 0); -- 8 bit vector
23
          wr : out std_logic;
24
          Α
                  : out std_logic_vector(1 downto 0);
25
           adc_eoc : in std_logic;
           sweep_sync : out std_logic;
26
           dac_frequency : in std_logic_vector(20 downto 0);
27
           dac_latch : in std_logic;
28
           wave_type : in std_logic_vector(1 downto 0);
29
           wr_clk_out : out std_logic
30
           );
31
32
   end entity dac_control;
33
   architecture dac_control_arch of dac_control is
34
35
      -- component sine_wave is
36
       -- port(clock, reset, enable : in std_logic;
37
        --
             wave_out : out sine_vector_type);
38
       --end component sine_wave;
39
40
       component ext_dac_control is
41
          port(
42
43
               clk
                              : in std_logic;
                             : in std_logic;
44
               reset
               enable
                              : in std_logic;
45
               sweep_gen_data : in std_logic_vector(7 downto 0);
46
               ext_dac_out : out std_logic_vector(7 downto 0);
47
               wr
                              : out std_logic;
48
49
               А
                              : out std_logic_vector(1 downto 0)
           );
50
```
```
end component ext_dac_control;
51
52
        component sine_wave is
53
54
            port(
                 clk : in std_logic;
55
                 reset : in std_logic;
56
                 enable : in std_logic;
57
                 wave_out : out std_logic_vector(7 downto 0)
58
            );
59
60
        end component;
61
62
        component int_dac_control is
63
            port(
                                : IN STD_LOGIC;
64
                 reset_in
                                : IN STD_LOGIC;
65
                 clk_in
                                 : in std_logic;
66
                 ena
                 -- Shift register control
67
                            : OUT STD_LOGIC;
                 mresb
68
                                : OUT STD_LOGIC;
                 scr_enbias
69
                 adc_ext_sel : OUT STD_LOGIC;
70
                 adc_selch1 : OUT STD_LOGIC;
71
                 -- Shift register
72
                 \leftrightarrow I/O
73
                 sclk
                                : out STD_LOGIC;
                                                                     : IN STD_LOGIC;
74
                 --
                                                        so
                 si
                                : OUT STD_LOGIC;
75
                               : OUT STD_LOGIC;
                 sreadb
76
                                : OUT STD_LOGIC;
                 swrite
77
                 -- Configuration register (Serial register)
78
                 conf_reg_data : IN STD_LOGIC_VECTOR( 6 DOWNTO 0); -- dc sweep
reg_bank_sel : IN STD_LOGIC_VECTOR( 2 DOWNTO 0);
79
80
                 conf_reg_latch : IN STD_LOGIC
81
            );
82
83
        end component;
84
        component sawtooth_wave is
85
            generic(
86
                 MAX_VALUE : integer := 243;
87
                 MIN_VALUE : integer := 0
88
            );
89
90
            port(
                 clk, reset : in std_logic;
91
                 sweep_sync_out : out std_logic;
92
93
                 wave_out : out std_logic_vector(7 downto 0));
94
        end component;
95
96
        constant SWEEP_CLK_PERIOD : integer := 977; --195(15kHz); --3333; --97656 (1Hz);
97
        → --48828; -- 1 -> 50kHz. 25000 for 1Hz, 1 (må være ~54 ganger større enn serial
        \leftrightarrow clock til intern DAC)
        constant WRITE_HALF_PERIOD : integer := 1000; -- 50kHz write/sample frequency
98
        -- 1Hz : 97656
99
```

```
-- 2Hz :
100
         constant sine_clk_count : integer := 50000000;
101
         signal sine_reset : std_logic;
102
         signal int_dac_out : std_logic_vector(7 downto 0);
103
         signal int_reset : std_logic;
104
         signal int_enable : std_logic;
105
         signal ext_enable : std_logic;
106
         signal sine_counter : integer := 0;
107
         signal sine_clk
                           : std_logic;
108
         signal sweep_gen_data : std_logic_vector(7 downto 0);
109
110
         signal sweep_gen_data_wr_freq : std_logic_vector(7 downto 0); -- Sweep data updated
         \leftrightarrow every WRITE_FREQUENCY
111
         signal wr_clk : std_logic;
112
         signal mresb : std_logic;
113
         signal scr_enbias : std_logic;
114
         signal adc_ext_sel : std_logic;
115
         signal adc_selch1 : std_logic;
116
117
         signal sweep_clk
                              : std_logic;
118
119
         signal ext_dac_out : std_logic_vector(7 downto 0);
120
         -- DAC frequency calculation:
121
122
         -- CLK = 100MHz -- sweep_clk = CLK/(2*dac_frequency_integer)
123
         -- sweep period = sweep_clk_period * 512
124
         signal dac_frequency_integer
                                         : integer := 97656; -- 1Hz default
125
         signal sine_ena : std_logic;
126
         signal sine_wave_data : std_logic_vector(7 downto 0);
127
         signal sawtooth_ena : std_logic;
128
         signal sawtooth_wave_data : std_logic_vector(7 downto 0);
129
         signal dc_ena : std_logic;
130
131
132
133
134
         begin
135
136
             wr_clk_out <= wr_clk;</pre>
137
             int_enable <= not enable;</pre>
138
                             <= enable;
             ext_enable
139
             int_reset <= reset;</pre>
140
             dac_out <= sweep_gen_data_wr_freq;</pre>
141
             --sine_reset <= not reset; -- sine_wave uses active high reset
142
143
             dac_frequency_integer <= to_integer(unsigned(dac_frequency));</pre>
144
145
             -- Only one enable signal will be high at a given moment.
146
             sawtooth_ena <= wave_type(0) and (not dc_ena);</pre>
147
             sine_ena <= not wave_type(0) and (not dc_ena);</pre>
148
149
             dc_ena
                          <= wave_type(1);
150
```

```
dac1: ext_dac_control port map(
152
                         => clk,
153
                 clk
                 reset => reset,
154
                 enable => ext_enable,
155
                 sweep_gen_data => sweep_gen_data_wr_freq,
156
                 ext_dac_out => int_dac_out,
157
                          => wr,
                 wr
158
                 А
                          => A);
159
160
161
             dac2: int_dac_control port map(
162
                 reset_in
                              => reset,
163
                 clk_in
                              => clk,
                              => int_enable,
164
                 ena
                              => mresb,
                 mresb
165
                 scr_enbias => scr_enbias,
166
                 adc_ext_sel => adc_ext_sel,
167
                 adc_selch1 => adc_selch1,
168
                  \hookrightarrow
                 sclk
                              => sclk,
169
                 si
                              => si,
170
                 {\tt sreadb}
                              => sreadb,
171
172
                 swrite
                              => swrite,
                 conf_reg_data => sweep_gen_data(6 downto 0), --dac_data(6 downto
173
                  \rightarrow 0),--sweep_gen_data(6 downto 0),
                 reg_bank_sel => reg_bank_sel,
174
                 conf_reg_latch => dac_latch);
175
176
             sine_comp: sine_wave port map(
177
                 clk => sweep_clk,
178
                 reset => reset,
179
                  enable => sine_ena,
180
                 wave_out => sine_wave_data);
181
182
             sawtooth_comp: sawtooth_wave port map(
183
                 clk
                              => sweep_clk,
184
                              => reset,
                 reset
185
                 sweep_sync_out => sweep_sync,
186
                              => sawtooth_wave_data
187
                 wave_out
             );
188
189
190
             --P_BIAS_CONTROLER: process(clk, reset) is
191
192
             ___
                   variable dac_out_int : integer range 0 to 255 :=0;
             ___
193
                    begin
             ___
                        if(reset = '1') then
194
                             dac_out_int <= "00000000";
             ___
195
                        elsif(dcbias_ena = '1') then
             ___
196
197
             ___
                            sweep_gen_data <= std_logic_vector(to_signed(dac_out_int,8));</pre>
198
             ___
199
                       end if;
             --end process;
200
```

```
202
              -- SWEEP_CLK_PERIOD --> dac_frequency_integer
203
             P_SWEEP_CLK: process(sweep_mclk,reset) is
204
                  variable count : integer := 0;
205
                  begin
206
                      if(reset = '1') then
207
                           sweep_clk <= '0';</pre>
208
                           count := 0;
209
210
                       elsif rising_edge(sweep_mclk) then
211
                           if(count = dac_frequency_integer) then
212
                                sweep_clk <= not sweep_clk;</pre>
213
                                count := 0;
                           elsif(count > dac_frequency_integer) then
214
                               count := 0;
215
216
                           else
                                count := count + 1;
217
                           end if;
218
                      end if;
219
              end process;
220
221
              P_WR_CLK: process(clk,reset) is
222
223
                  variable count : integer := 0;
224
                  begin
                      if(reset = '1') then
225
                           wr_clk <= '0';</pre>
226
                       elsif rising_edge(clk) then
227
                           if(count = WRITE_HALF_PERIOD) then
228
                                wr_clk <= not wr_clk;</pre>
229
                                count := 0;
230
                           else
231
                                count := count + 1;
232
                           end if;
233
                       end if;
234
235
              end process;
236
             P_SWEEP_WR_FREQ: process(clk, reset) is
237
                  begin
238
                      if(reset = '1') then
239
                           sweep_gen_data_wr_freq <= (others => '0');
240
                       elsif rising_edge(wr_clk) then
241
                           sweep_gen_data_wr_freq <= sweep_gen_data;</pre>
242
                       end if;
243
244
              end process;
245
              P_SWEEP_DATA_GEN: process(clk, reset) is
246
                  begin
247
                      if(reset = '1') then
248
                           sweep_gen_data <= (others => '0');
249
250
                       elsif rising_edge(sweep_clk) then
                           if(dc_ena = '1') then
251
                                sweep_gen_data <= dac_data;</pre>
252
```

```
elsif(sawtooth_ena = '1') then
253
                               sweep_gen_data <= sawtooth_wave_data;</pre>
254
                           elsif(sine_ena = '1') then
255
                               sweep_gen_data <= sine_wave_data;</pre>
256
                           else
257
                               sweep_gen_data <= (others => '0');
258
                           end if;
259
                      end if;
260
261
             end process;
262
     end architecture dac_control_arch;
263
264
265
266
             -- sine_clk_process: process(clk, reset) is
267
             -- begin
268
                      --variable counter : integer;
269
                       if(rising_edge(clk)) then
              ___
270
                             if(sine_counter < sine_clk_count) then
271
               ___
                                 sine_counter <= sine_counter + 1;</pre>
272
                 ---
273
                   ---
                             else
274
                     ___
                                 sine_counter <= 0;</pre>
275
                       ---
                                 sine_clk <= not sine_clk;</pre>
276
                         -- end if;
                      --elsif reset = '0' then
277
                        -- sine_clk <= '0';
278
                      -- end if;
279
             --end process sine_clk_process;
280
```

A.3 ext_dac_control.vhd

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4 use work.sine_package.all;
5
  entity ext_dac_control is
6
7
      port (
8
9
           clk
                   : in std_logic;
           reset : in std_logic;
10
           enable : in std_logic;
11
          sweep_gen_data : in std_logic_vector(7 downto 0);
12
           ext_dac_out : out std_logic_vector(7 downto 0);
13
               : out std_logic;
14
           wr
                  : out std_logic_vector(1 downto 0)
15
           Α
       );
16
  end entity ext_dac_control;
17
18
  architecture dac_control_arch of ext_dac_control is
19
20
       -- Assuming 1MHz clk frequency
21
22
       constant sine_clk_count : integer := 1000; -- 1 -> 50kHz. 25000 for 1Hz, 1
23
       constant WR_FREQ : integer := 1000000; -- 1 us = 1
24
       signal sine_reset : std_logic;
25
       signal int_dac_out : std_logic_vector(7 downto 0);
26
       signal int_reset : std_logic;
27
       signal int_enable : std_logic;
28
       signal sine_counter : integer := 0;
29
       signal sine_clk : std_logic;
30
       signal sine_out
                          : sine_vector_type;
31
       signal nxt_wr : std_logic;
32
33
34
35
       begin
36
           int_enable <= enable;</pre>
37
          int_reset <= reset;</pre>
38
          sine_reset <= not reset; -- sine_wave uses active high reset</pre>
39
           --int_dac_out <= sweep_gen_data;
40
          ext_dac_out <= int_dac_out;</pre>
41
42
           A <= "00"; -- Or whatever channel is used
43
44
           -- Action
                                    / Min time requirement
45
           46
           -- Setup time for data : 45ns
47
                                     : 10ns
           -- Hold time, data
48
           -- Pulse duration, WR low : 50ns
49
           _____
50
```

```
-- settling time to 1/2 LSB is 5-7us depending on power supply setup
51
52
             ___
53
             wr <= nxt_wr;</pre>
54
55
             P_WRITE_DATA: process(clk, reset) is
56
                  variable count : integer := 0;
57
                  begin
58
                      if(reset = '1') then
59
                          nxt_wr <= '1';</pre>
60
61
                      elsif rising_edge(clk) then
62
                           if(count = WR_FREQ) then
                               --nxt_wr <= '0'; -- Keeps wr low for 2 clock periods
63
                               nxt_wr <= not nxt_wr; -- writes every 10 us (100kHz)</pre>
64
                               count := 0;
65
                               int_dac_out <= sweep_gen_data;</pre>
66
                           else
67
                               count := count + 1;
68
                           end if;
69
                      end if;
70
             end process;
71
72
73
74
             sine_clk_process: process(clk, reset) is
75
                  begin
76
                       --variable counter : integer;
                      if (reset = '0') then
77
                          sine_clk <= '0';</pre>
78
                      elsif (rising_edge(clk)) then
79
                           sine_clk <= '0';</pre>
80
                           if(sine_counter < sine_clk_count) then</pre>
81
                               sine_counter <= sine_counter + 1;</pre>
82
                           else
83
                               sine_counter <= 0;</pre>
84
85
                               sine_clk <= not sine_clk;</pre>
                           end if;
86
                      end if;
87
             end process sine_clk_process;
88
89
    end architecture dac_control_arch;
90
91
92 \quad --if(int\_reset = '0') \ then
    --
           int_dac_out <= (others => '0');
93
94
    --elsif(rising_edge(clk)) then
95
    -- dac_out <= int_dac_out;
    --end if;
96
    --end process;
97
98
    --if(int_enable = '1') then
99
    --int_dac_out <= wave_out;
100
```

```
101 --end if;
```

A.4 int dac control.vhd

```
1 library ieee;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4 use work.sine_package.all;
5
   entity int_dac_control is
6
     port (
7
           reset_in : in std_logic;
8
           clk_in
                         : in std_logic;
9
10
           ena
                           : in std_logic;
11
           -- Shift register control
           mresb : out std_logic;
scr_enbias : out std_logic;
12
13
          adc_ext_sel : out std_logic;
adc_selch1 : out std_logic;
14
15
           -- Shift register
16
           \leftrightarrow I/O
           sclk
                          : out std_logic;
17
           ___
                                                              : int std_logic;
18
                                                so
          si
                          : out std_logic;
19
                     : out std_logic;
: out std_logic;
          sreadb
20
21
          swrite
22
           -- Configuration register (Serial register)
           conf_reg_data : in std_logic_vector(6 DOWNTO 0); -- sweep data
23
           reg_bank_sel : in std_logic_vector(2 DOWNTO 0);
24
           conf_reg_latch : in std_logic -- T21 (KEY[3])
25
26
       );
27
   end entity int_dac_control;
28
29
    architecture int_dac_control_arch of int_dac_control is
30
31
   -- 7-segment display interface
32
       CONSTANT DB_COUNT
                                  : unsigned := "000001";
33
       CONSTANT SER_CLK_PERIOD : INTEGER := 40; -- 2400 = 41.67 kHz
34
                                    : INTEGER := 10000000;
       CONSTANT LATCH_PER
35
36
       TYPE SER_IN_STATE_TYPE IS (ser_in_init, ser_in_data_write, ser_in_swrite);
37
38
       SIGNAL cur_ser_in_state : SER_IN_STATE_TYPE;
39
       SIGNAL nxt_ser_in_state : SER_IN_STATE_TYPE;
40
41
       SIGNAL tb_reset
42
                             : std_logic;
       SIGNAL tb_sclk
43
                                : std_logic;
       SIGNAL tb_si
44
                                        : std_logic;
       signal int_sclk
                                   : std_logic;
45
       signal int_sclk_n
                                    : std_logic;
46
47
       SIGNAL cur_ser_data_count : INTEGER := 0;
48
       SIGNAL nxt_ser_data_count : INTEGER;
49
```

```
: std_logic;
        SIGNAL cur_swrite
51
52
        SIGNAL nxt_swrite
                                  : std_logic;
53
        ___
        SIGNAL cur_si
                                  : std_logic;
54
        SIGNAL nxt_si
                                  : std_logic;
55
56
        SIGNAL cur_ser_clk
                                  : std_logic;
57
        SIGNAL nxt_ser_clk
                                  : std_logic;
58
59
        SIGNAL cur_ser_clk_count : INTEGER := 0;
        SIGNAL nxt_ser_clk_count : INTEGER;
60
61
62
        SIGNAL cur_ser_clk_n
                                  : std_logic;
        SIGNAL nxt_ser_clk_n
63
                                  : std_logic;
        SIGNAL cur_ser_clk_n_count: INTEGER := 0;
64
        SIGNAL nxt_ser_clk_n_count: INTEGER;
65
66
        SIGNAL reset_db
                                  : std_logic;
67
        SIGNAL cur_db_count
                                  : unsigned( 5 DOWNTO 0);
68
        SIGNAL nxt_db_count
                                  : unsigned( 5 DOWNTO 0);
69
70
        SIGNAL conf_reg_input
                                  : std_logic_vector(53 DOWNTO 0);
71
72
73
        SIGNAL tdac
                                  : std_logic_vector( 6 DOWNTO 0);
74
        SIGNAL scr_1_dac
                                : std_logic_vector( 6 DOWNTO 0);
        SIGNAL scr_1_conf
                                 : std_logic_vector( 6 DOWNTO 0);
75
                                  : std_logic_vector( 6 DOWNTO 0);
        SIGNAL scr_2_dac
76
        SIGNAL scr_2_conf
                                  : std_logic_vector( 6 DOWNTO 0);
77
78
        SIGNAL cur_tdac
                                  : std_logic_vector( 0 TO 6);
79
        SIGNAL nxt_tdac
                                  : std_logic_vector( 0 TO 6);
80
81
                              : std_logic_vector( 0 TO 6);
        SIGNAL cur_scr_1_dac
82
        SIGNAL nxt_scr_1_dac
                                  : std_logic_vector( 0 TO 6);
83
84
        SIGNAL cur_scr_1_conf
                                  : std_logic_vector( 0 TO 6);
85
        SIGNAL nxt_scr_1_conf
                                  : std_logic_vector( 0 TO 6);
86
87
        SIGNAL cur_scr_2_dac
                                 : std_logic_vector( 0 TO 6);
88
        SIGNAL nxt_scr_2_dac
                                  : std_logic_vector( 0 TO 6);
89
90
        SIGNAL cur_scr_2_conf
                                  : std_logic_vector( 0 TO 6);
91
        SIGNAL nxt_scr_2_conf
                                  : std_logic_vector( 0 TO 6);
92
93
                                  : unsigned ( 3 DOWNTO 0);
94
        SIGNAL nibble_0
        SIGNAL nibble_1
                                  : unsigned ( 3 DOWNTO 0);
95
        SIGNAL nibble_2
                                  : unsigned ( 3 DOWNTO 0);
96
        SIGNAL nibble_3
                                 : unsigned ( 3 DOWNTO 0);
97
98
        signal int_enable : std_logic;
99
100
        signal conf_reg_latch_test : std_logic;
101
```

```
-- Function to reverse array bits stream
102
        FUNCTION reverse_array (in_array: std_logic_vector) RETURN std_logic_vector IS VARIABLE
103
        → out_array: std_logic_vector(6 DOWNTO 0);
        BEGIN
104
105
            FOR i in in_array'RANGE LOOP
106
107
                out_array(i) := in_array(i);
108
109
            END LOOP;
110
111
112
            RETURN out_array;
113
        END FUNCTION;
114
115
    BEGIN
116
117
        -- Shift register I/O
118
        mresb
                      <= not reset_in;
119
120
        --sclk
                        <= tb_sclk AND (NOT(cur_swrite));
121
        --tb_sclk <= sclk;
122
        si
                     <= tb_si;
123
124
125
        tb_si
                     <= cur_si;
                        <= '1';
126
        --scr_enbias
        --adc_ext_sel <= '0'; -- External source for ADC
127
        --adc_selch1 <= '1'; -- N/A when adc_ext_sel = 1 -- '0'
128
        int_enable <= ena;</pre>
129
130
        nibble_3
                      <= "0" & unsigned(cur_scr_1_conf(0 TO 2));
131
        nibble_2
                     <= unsigned(cur_scr_1_conf(3 TO 6));
132
        nibble_1
                     <= "0" & unsigned(cur_scr_1_dac(0 TO 2));
133
134
        nibble_0
                      <= unsigned(cur_scr_1_dac(3 TO 6));
135
        -- Configuration bit stream
136
                  <= reverse_array(cur_tdac);
        tdac
137
        scr_1_dac <= reverse_array(cur_scr_1_dac);</pre>
138
        scr_1_conf <= reverse_array(cur_scr_1_conf);</pre>
139
        scr_2_dac <= reverse_array(cur_scr_2_dac);</pre>
140
        scr_2_conf <= reverse_array(cur_scr_2_conf);</pre>
141
142
        --conf_req_input <= scr_1_conf & scr_1_dac & scr_2_conf & scr_2_dac & tdac & tdac(0) &
143
        → "1000000000000001";
        144
        ↔ "0000000000000000";
145
        --Serial clock
146
        sclk <= int_sclk and not(cur_swrite);</pre>
147
148
        -- Switch (reset) debounce
149
                     <= not reset_in;--reset_db; -- NOT(reset_db);
150
        --tb\_reset
```

```
<= '1'
151
         reset_db
                                             WHEN cur_db_count = "000000" ELSE '0';
         nxt_db_count <= (OTHERS => '0') WHEN cur_db_count = "000000" ELSE cur_db_count + 1;
152
153
         -- Shift enable
154
         sreadb <= '1';</pre>
155
         swrite <= cur_swrite;</pre>
156
157
         P_SCLK_GEN: process(clk_in, reset_in) is
158
             variable count : integer := 0;
159
             begin
160
                 if(reset_in = '1') then
161
162
                      count := 0;
                      int_sclk <= '0';</pre>
163
                      int_sclk_n <= '1';</pre>
164
                  elsif rising_edge(clk_in) then
165
                      count := count + 1;
166
                      if(count = SER_CLK_PERIOD) then
167
                          int_sclk <= not int_sclk;</pre>
168
                          int_sclk_n <= not int_sclk_n;</pre>
169
                          count := 0;
170
                      end if;
171
                  end if;
172
173
         end process;
174
         PROCESS(clk_in, reset_in)
175
         BEGIN
176
             IF (reset_in = '1') THEN
177
                 cur_db_count
                                       <= DB_COUNT;
178
                  --cur_ser_clk
                                        <= '0';
179
                                       <= <mark>0</mark>;
                 cur_ser_clk_count
180
                  cur_ser_clk_n
                                       <= '1';
181
                  cur_ser_clk_n_count <= 0;</pre>
182
183
             ELSIF (clk_in'EVENT AND clk_in = '1') THEN
184
185
                 cur_db_count
                                       <= nxt_db_count;
                  --cur_ser_clk
                                        <= nxt_ser_clk;
186
                 cur_ser_clk_count <= nxt_ser_clk_count;</pre>
187
                                       <= nxt_ser_clk_n;
                 cur_ser_clk_n
188
                 cur_ser_clk_n_count <= nxt_ser_clk_n_count;</pre>
189
190
             END IF;
191
192
         END PROCESS;
193
194
         ser_in_process: PROCESS(cur_ser_in_state, nxt_ser_in_state, cur_ser_data_count, cur_si,
195
         BEGIN
196
197
             nxt_ser_in_state <= cur_ser_in_state;</pre>
198
             nxt_ser_data_count <= cur_ser_data_count;</pre>
199
200
             nxt_si
                                 <= cur_si;
             nxt_swrite
                                 <= cur_swrite;
201
```

```
CASE cur_ser_in_state IS
203
204
                  WHEN ser_in_init =>
205
206
                           nxt_swrite
                                           <= '0';
207
                           nxt_ser_in_state <= ser_in_data_write;</pre>
208
209
                  WHEN ser_in_data_write =>
210
211
212
                           nxt_si <= conf_reg_input(cur_ser_data_count);</pre>
213
                           IF (cur_ser_data_count = 53) THEN --53
214
215
                               <code>nxt_ser_data_count <= 0; -- resets the serial data count</code>
216
                               nxt_swrite <= '1'; -- Assert the write pulse</pre>
217
                               nxt_ser_in_state
218
                                             ser_in_swrite;
                                → <=</p>
                           ELSE
219
                               nxt_ser_data_count <= cur_ser_data_count + 1;</pre>
220
                           END IF;
221
222
223
                  WHEN ser_in_swrite =>
224
                                              <= '0'; -- Deassert the write
225
                           nxt_swrite
                           \hookrightarrow pulse
                           nxt_ser_in_state <= ser_in_init;</pre>
226
227
                  WHEN OTHERS =>
228
229
                           nxt_ser_in_state <= ser_in_init;</pre>
230
231
232
             END CASE;
233
         END PROCESS;
234
235
         ser_pos_clk_process: PROCESS(reset_in, int_sclk)
236
         BEGIN
237
238
             IF (reset_in = '1') THEN
239
240
                  cur_ser_in_state <= ser_in_init;</pre>
241
                  cur_ser_data_count <= 0;</pre>
242
                                  <= '0';
243
                  cur_swrite
                                             <= '0';
                       cur_si
244
         ___
245
             ELSIF rising_edge(int_sclk) THEN
246
247
                  cur_ser_in_state <= nxt_ser_in_state;</pre>
248
                  cur_ser_data_count <= nxt_ser_data_count;</pre>
249
                  cur_swrite
                                   <= nxt_swrite;
250
                        cur_si
                                              <= nxt_si;
251
          ___
```

```
252
              END IF;
253
254
         END PROCESS;
255
256
         ser_neg_clk_process: PROCESS(reset_in, int_sclk_n)
257
         BEGIN
258
259
              IF (reset_in = '1') THEN
260
261
                       cur_si <= '0';</pre>
262
263
              ELSIF rising_edge(int_sclk_n) THEN
264
265
                  cur_si <= nxt_si;</pre>
266
267
              END IF;
268
269
         END PROCESS;
270
271
272
         PROCESS(conf_reg_latch, reg_bank_sel, conf_reg_data, cur_tdac, cur_scr_2_dac,
273
          \leftrightarrow cur_scr_2_conf, cur_scr_1_dac, cur_scr_1_conf)
         BEGIN
274
275
              nxt_tdac
                               <= cur_tdac;
276
              nxt_scr_2_dac <= cur_scr_2_dac;</pre>
277
              nxt_scr_2_conf <= cur_scr_2_conf;</pre>
278
              nxt_scr_1_dac <= cur_scr_1_dac;</pre>
279
              nxt_scr_1_conf <= cur_scr_1_conf;</pre>
280
281
              IF (conf_reg_latch = '0') THEN
282
283
                  CASE reg_bank_sel IS
284
285
                       WHEN "000" => nxt_tdac <= conf_reg_data;</pre>
286
287
                       WHEN "001" => nxt_scr_2_dac <= conf_reg_data;</pre>
288
289
                       WHEN "010" => nxt_scr_2_conf <= conf_reg_data;</pre>
290
291
                       WHEN "011" => nxt_scr_1_dac <= conf_reg_data;</pre>
292
293
                       WHEN "100" => nxt_scr_1_conf <= conf_reg_data;
294
295
                       WHEN OTHERS =>
296
297
                  END CASE;
298
299
              END IF;
300
301
         END PROCESS;
302
```

```
303
          PROCESS(reset_in, int_sclk)
304
          BEGIN
305
306
               IF (reset_in = '1') THEN
307
308
                    cur_tdac <= (OTHERS => '0');
cur_scr_2_dac <= (OTHERS => '0');
309
310
311
                    cur_scr_2_conf <= (OTHERS => '0');
                    cur_scr_1_dac <= (OTHERS => '0');
cur_scr_1_conf <= (OTHERS => '0');
312
313
314
              ELSIF rising_edge(int_sclk) THEN
315
316
                    cur_tdac
                                      <= nxt_tdac;
317
                    cur_scr_2_dac <= nxt_scr_2_dac;</pre>
318
                    cur_scr_2_conf <= nxt_scr_2_conf;</pre>
319
                    cur_scr_1_dac <= nxt_scr_1_dac;</pre>
320
                    cur_scr_1_conf <= nxt_scr_1_conf;</pre>
321
322
323
               END IF;
324
    END PROCESS;
325
326
    end architecture int_dac_control_arch;
```

A.5 tb adc sawtooth.vhd

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
   --USE WORK.spi_defs_pkg.ALL;
4
5
   ENTITY tb_adc_sawtooth IS
6
7
            PORT (-- Board input
8
9
                             reset_in
                                          : IN STD_LOGIC; -- R22 (KEY[0])
                                : IN STD_LOGIC; -- A12 (24 MHz)
10
                   clk_in
11
                                         -- ADC select
                                        adc_selch1 : OUT STD_LOGIC; -- G18 (GPI0_1[25])
12
                                        adc_ext_sel : OUT STD_LOGIC; -- G20 (GPI0_1[24])
scr_enbias : OUT STD_LOGIC; -- E18 (GPI0_1[23])
13
14
                                         -- ADC control
15
                                                   : OUT STD_LOGIC; -- E19 (GPI0_1[22])
                                        mresb
16
                                                     : OUT STD_LOGIC; -- F20 (GPIO 1[21])
                                        adc clk
17
                                                  : OUT STD_LOGIC; -- E20 (GPIO_1[20])
: IN STD_LOGIC; -- D20 (GPIO_1[19])
                                        adc_en
18
                                        adc_eoc
19
                                         -- ADC output interface
20
                                                   : OUT STD_LOGIC; -- D19 (GPI0_1[18])
21
                                        sclk
                                        so
                                                      : IN STD_LOGIC; -- C20 (GPI0_1[17])
22
23
                                        si
                                                     : OUT STD_LOGIC; -- C19 (GPIO_1[16])
                                                  : OUT STD_LOGIC; -- C18 (GPI0_1[15])
                                        sreadb
24
                                                      : OUT STD_LOGIC; -- C17 (GPI0_1[14])
25
                                        swrite
                                   -- 7-Segment LED display
26
                              adc_data_3 : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
27
                              adc_data_2 : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
28
                              adc_data_1 : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
adc_data_0 : OUT STD_LOGIC_VECTOR ( 6 DOWNTO 0);
29
30
                                        -- Average ADC output
31
                         dsp_sel_swt : IN STD_LOGIC; -- L22 (SW[0])
32
                                         -- Test points
33
                                      test_point_0 : OUT STD_LOGIC; -- H12 (GPI0_1[0])
34
                                      test_point_1 : OUT STD_LOGIC; -- H13 (GPI0_1[1])
35
                       test_point_2 : OUT STD_LOGIC; -- H14 (GPI0_1[2])
36
                     -- sawtooth generation
37
                                                          : OUT std_logic;
38
                                      sawtooth_signal
                                      adc_result : out std_logic_vector(15 downto 0)
39
                  );
40
41
   END ENTITY tb_adc_sawtooth;
42
43
   ARCHITECTURE tb_adc_sawtooth_arch OF tb_adc_sawtooth IS
44
45
        -- 7-segment display interface
46
        TYPE DISP_CODE_ARRAY IS ARRAY ( 0 TO 15) OF STD_LOGIC_VECTOR( 7 DOWNTO 0);
47
        CONSTANT DISP_CODE : DISP_CODE_ARRAY := (X"40", X"79", X"24", X"30", X"19", X"12",
48
        → X"02", X"78", X"00", X"10", X"08", X"03", X"46", X"21", X"06", X"0E");
49
```

```
CONSTANT DB_COUNT
                                 : UNSIGNED := "000001";
50
       CONSTANT ADC_CLK_PERIOD : INTEGER := 147; -- 10 -- 147
51
       CONSTANT SER_CLK_PERIOD : INTEGER := 20; --147; -- 2 --10
52
53
       TYPE ADC_CONV_STATE_TYPE IS (adc_conv_init, adc_conv_start, adc_eoc_wait,
54
        → adc_read_value, adc_conv_stop);
            TYPE SER_IO_STATE_TYPE IS (ser_io_init, ser_io_start, ser_io_data_ready,
55
            → ser_io_data_latch, ser_io_data_read, ser_io_stop);
            TYPE ADC_AVG_CALC_STATE_TYPE IS (wait_calc_start, calc_adc_avg);
56
57
58
       SIGNAL cur_adc_conv_state : ADC_CONV_STATE_TYPE;
59
       SIGNAL nxt_adc_conv_state : ADC_CONV_STATE_TYPE;
60
            SIGNAL cur_ser_io_state : SER_IO_STATE_TYPE;
61
            SIGNAL nxt_ser_io_state : SER_IO_STATE_TYPE;
62
63
                               : STD_LOGIC;
       SIGNAL tb_reset
64
       SIGNAL tb_adc_clk
                               : STD_LOGIC;
65
                                     : STD_LOGIC;
            SIGNAL tb_adc_en
66
            SIGNAL tb_adc_eoc
                                    : STD_LOGIC;
67
            SIGNAL tb_sclk
                                    : STD_LOGIC;
68
            SIGNAL tb_so
                                    : STD_LOGIC;
69
            SIGNAL tb_si
                                          : STD_LOGIC;
70
71
            SIGNAL tb_sreadb
                                    : STD_LOGIC;
72
            SIGNAL tb_swrite
                                            : STD_LOGIC;
73
            SIGNAL cur_adc_val_rdy : STD_LOGIC;
74
            SIGNAL nxt_adc_val_rdy
                                    : STD_LOGIC;
75
76
                                     : STD_LOGIC;
            SIGNAL cur_ser_read
77
            SIGNAL nxt_ser_read
                                     : STD_LOGIC;
78
79
            SIGNAL cur_adc_en
                                  : STD_LOGIC;
80
            SIGNAL nxt_adc_en
                                     : STD_LOGIC;
81
82
            SIGNAL cur_sreadb
                                    : STD_LOGIC;
83
            SIGNAL nxt_sreadb
                                     : STD_LOGIC;
84
85
                                  : STD_LOGIC;
            SIGNAL cur_swrite
86
            SIGNAL nxt_swrite
                                    : STD_LOGIC;
87
88
            SIGNAL cur_si
                                    : STD_LOGIC;
89
            SIGNAL nxt_si
                                     : STD_LOGIC;
90
91
                                    : STD_LOGIC;
92
            SIGNAL cur_so
            SIGNAL nxt_so
                                     : STD_LOGIC;
93
94
            SIGNAL cur_adc_bit_count : INTEGER := 0;
95
            SIGNAL nxt_adc_bit_count : INTEGER;
96
97
                            : STD_LOGIC_VECTOR (17 DOWNTO 0);
98
       SIGNAL cur_adc_data
       SIGNAL nxt_adc_data
                                 : STD_LOGIC_VECTOR (17 DOWNTO 0);
99
```

```
: UNSIGNED ( 3 DOWNTO 0);
101
        SIGNAL nibble_0
        SIGNAL nibble_1
                                : UNSIGNED ( 3 DOWNTO 0);
102
                                : UNSIGNED ( 3 DOWNTO 0);
        SIGNAL nibble_2
103
                                 : UNSIGNED ( 3 DOWNTO 0);
        SIGNAL nibble_3
104
105
               SIGNAL inv_adc_data_1
                                         : STD_LOGIC_VECTOR ( 0
                                                                    TO 15);
106
             SIGNAL inv_adc_data_2
                                       : UNSIGNED (15 DOWNTO 0);
107
108
             SIGNAL cur_inv_adc_data : STD_LOGIC_VECTOR (15 DOWNTO 0);
109
             SIGNAL nxt_inv_adc_data : STD_LOGIC_VECTOR (15 DOWNTO 0);
110
111
                                  : STD_LOGIC;
112
        SIGNAL cur_adc_clk
                                  : STD_LOGIC;
        SIGNAL nxt_adc_clk
113
        SIGNAL cur_adc_clk_count : INTEGER := 0;
114
        SIGNAL nxt_adc_clk_count : INTEGER;
115
116
        SIGNAL cur_adc_clk_n
                                  : STD_LOGIC;
117
                              : STD_LOGIC;
        SIGNAL nxt_adc_clk_n
118
        SIGNAL cur_adc_clk_n_count: INTEGER := ADC_CLK_PERIOD;
119
        SIGNAL nxt_adc_clk_n_count: INTEGER;
120
121
        SIGNAL cur_ser_clk
                                  : STD_LOGIC;
122
                            : STD_LOGIC;
123
        SIGNAL nxt_ser_clk
124
        SIGNAL cur_ser_clk_count : INTEGER := 0;
        SIGNAL nxt_ser_clk_count : INTEGER;
125
126
                              : STD_LOGIC;
        SIGNAL cur_ser_clk_n
127
             SIGNAL nxt_ser_clk_n
                                     : STD_LOGIC;
128
        SIGNAL cur_ser_clk_n_count: INTEGER := SER_CLK_PERIOD;
129
        SIGNAL nxt_ser_clk_n_count: INTEGER;
130
131
        SIGNAL reset_db
                                  : STD_LOGIC;
132
        SIGNAL cur_db_count
133
                                  : UNSIGNED( 5 DOWNTO 0);
        SIGNAL nxt_db_count
                                  : UNSIGNED( 5 DOWNTO 0);
134
135
        SIGNAL cur_avg_calc_state : ADC_AVG_CALC_STATE_TYPE;
136
        SIGNAL nxt_avg_calc_state : ADC_AVG_CALC_STATE_TYPE;
137
138
                                  : UNSIGNED(16 DOWNTO 0);
        SIGNAL cur_adc_avg
139
        SIGNAL nxt_adc_avg
                                  : UNSIGNED(16 DOWNTO 0);
140
141
        SIGNAL cur_min_adc_val : UNSIGNED(16 DOWNTO 0);
142
        SIGNAL nxt_min_adc_val : UNSIGNED(16 DOWNTO 0);
143
144
        SIGNAL cur_max_adc_val : UNSIGNED(16 DOWNTO 0);
145
            SIGNAL nxt_max_adc_val : UNSIGNED(16 DOWNTO 0);
146
147
                                       : std_logic;
            signal cur_eoc_trigger
148
            signal nxt_eoc_trigger
                                         : std_logic;
149
150
            signal nxt_rdy
                                          : std_logic;
151
```

```
BEGIN
153
154
         -- ADC select
155
        adc_ext_sel <= '1'; -- External source for ADC</pre>
156
             adc_selch1 \leq '1'; -- N/A when adc_ext_sel = 1 -- '0'
157
                          <= '0'; -- Screen voltage from off chip
              scr_enbias
158
159
              -- ADC control
160
        mresb
                      <= tb_reset;
161
162
        adc_clk
                       <= tb_adc_clk;
163
             adc_en
                           <= tb_adc_en;
164
             tb_adc_eoc
                           <= adc_eoc;
165
              -- ADC output interface
166
                           <= tb_sclk;
167
              sclk
                            <= so;
             tb_so
168
                            <= tb_si;
             si
169
                            <= tb_sreadb;
             sreadb
170
             swrite
                            <= tb_swrite;
171
172
             tb_adc_en
                            <= cur_adc_en;
173
             tb_sreadb
                            <= cur_sreadb;
174
175
             tb_swrite
                            <= cur_swrite;
176
             tb_si
                            <= cur_si;
177
              -- 7-segment Display output
178
              adc_data_3
                            <= DISP_CODE(TO_INTEGER(nibble_3))(6 DOWNTO 0);
179
              adc_data_2
                            <= DISP_CODE(TO_INTEGER(nibble_2))(6 DOWNTO 0);
180
                            <= DISP_CODE(TO_INTEGER(nibble_1))(6 DOWNTO 0);
              adc_data_1
181
        adc_data_0
                     <= DISP_CODE(TO_INTEGER(nibble_0))(6 DOWNTO 0);
182
183
              nibble_3
                            <= inv_adc_data_2(15 DOWNTO 12) WHEN dsp_sel_swt = '0' ELSE
184
              \leftrightarrow cur_adc_avg(15 DOWNTO 12);
                           <= inv_adc_data_2(11 DOWNTO 8) WHEN dsp_sel_swt = '0' ELSE
185
             nibble_2
              \leftrightarrow cur_adc_avg(11 DOWNTO 8);
                           <= inv_adc_data_2( 7 DOWNTO 4) WHEN dsp_sel_swt = '0' ELSE
             nibble_1
186
              \, \hookrightarrow \, cur_adc_avg( 7 DOWNTO 4);
             nibble_0
                          187
              \leftrightarrow cur_adc_avg( 3 DOWNTO 0);
188
              inv_adc_data_2 <= UNSIGNED(cur_inv_adc_data);</pre>
189
         inv_adc_data_2 <= inv_adc_data_1;</pre>
190
    ___
191
    ___
               inv_adc_data_1 <= cur_adc_data(17 DOWNTO 2);</pre>
192
         -- 1-segment Display output
193
              --sr_out <= cur_adc_data;
194
195
              -- Test points
196
        test_point_0
                            <= cur_adc_val_rdy;
197
        test_point_1
                             <= cur_ser_read;
198
199
```

```
<= '0';
           test_point_0
200
     ___
                                 <= '0';
    ___
           test_point_1
201
                               <= '0';
         test_point_2
202
203
               -- ADC clock
204
               --tb_adc_clk
                                    <= cur_adc_clk;
205
               nxt_adc_clk
                                  <= cur_adc_clk
                                                                 WHEN cur_adc_clk_count <
206
               → ADC_CLK_PERIOD ELSE (cur_adc_clk XOR '1');
               nxt_adc_clk_count <= (cur_adc_clk_count + 1) WHEN cur_adc_clk_count <</pre>
207
               \hookrightarrow ADC_CLK_PERIOD ELSE 0;
208
209
               nxt_adc_clk_n
                                     <= cur_adc_clk_n
                                                                      WHEN cur_adc_clk_n_count <
               \, \rightarrow \, ADC_CLK_PERIOD ELSE (cur_adc_clk_n XOR '1');
               nxt_adc_clk_n_count <= (cur_adc_clk_n_count + 1) WHEN cur_adc_clk_n_count <</pre>
210
               \, \hookrightarrow \, ADC_CLK_PERIOD ELSE 0;
211
               -- Serial clock
212
                                   <= cur_ser_clk;
               tb sclk
213
                                   <= cur_ser_clk
               nxt_ser_clk
                                                                 WHEN cur_ser_clk_count <
214

→ SER_CLK_PERIOD ELSE (cur_ser_clk XOR '1');

               nxt_ser_clk_count <= (cur_ser_clk_count + 1) WHEN cur_ser_clk_count <</pre>
215
               \hookrightarrow SER_CLK_PERIOD ELSE 0;
216
                                     <= cur_ser_clk_n
               nxt_ser_clk_n
                                                                      WHEN cur_ser_clk_n_count <
217
               \, \hookrightarrow \, SER_CLK_PERIOD ELSE (cur_ser_clk_n XOR '1');
               nxt_ser_clk_n_count <= (cur_ser_clk_n_count + 1) WHEN cur_ser_clk_n_count <</pre>
218
               \, \hookrightarrow \, SER_CLK_PERIOD ELSE 0;
219
         -- Switch debounce for Reset
220
         tb_reset
                        <= reset_db; -- NOT(reset_db);
221
               reset_db <= '1'
                                                    WHEN cur_db_count = "000000" ELSE '0';
222
               nxt_db_count <= (OTHERS => '0') WHEN cur_db_count = "000000" ELSE cur_db_count +
223
               \rightarrow 1;
224
               PROCESS(clk_in, reset_in)
225
               BEGIN
226
227
                   IF (reset_in = '1') THEN
228
229
                                                    <= DB_COUNT;
                             cur_db_count
230
                                                         <= '0';
231
                                   cur_adc_clk
                                   cur_adc_clk_n
                                                         <= '0';
232
                                   cur_ser_clk
                                                         <= '0';
233
                                                         <= '0';
                                   cur_ser_clk_n
234
235
                                   cur_adc_clk_count
                                                         <= 0;
                                   cur_adc_clk_n_count <=</pre>
236
                                   \hookrightarrow ADC_CLK_PERIOD;
                                   cur_ser_clk_count <= 0;</pre>
237
                                   cur_ser_clk_n_count <= SER_CLK_PERIOD;</pre>
238
239
             ELSIF (clk_in'EVENT AND clk_in = '1') THEN
240
241
```

```
242
                               cur_db_count
                                                      <= nxt_db_count;
243
                                    cur_adc_clk
                                                           <= nxt_adc_clk;
                                                            <=
244
                                     \texttt{cur\_adc\_clk\_n}
                                     \  \  \, \rightarrow \  \  \, \texttt{nxt\_adc\_clk\_n;}
                                     cur_ser_clk
                                                            <= nxt_ser_clk;
245
                                                               <= nxt_ser_clk_n;
                                          cur_ser_clk_n
246
                                     cur_adc_clk_count <= nxt_adc_clk_count;</pre>
247
                                     cur_adc_clk_n_count <= nxt_adc_clk_n_count;</pre>
248
                                          cur_ser_clk_count <= nxt_ser_clk_count;</pre>
249
250
                                          cur_ser_clk_n_count <= nxt_ser_clk_n_count;</pre>
251
252
              END IF;
253
              END PROCESS;
254
255
              P_TB_ADC_CLK: process(clk_in, reset_in) is
256
              variable counter : integer := 0;
257
              begin
258
                        if(reset_in = '1') then
259
                                 tb_adc_clk <= '0';</pre>
260
                                 counter := 0;
261
                        elsif rising_edge(clk_in) then
262
263
                                 if(counter = ADC_CLK_PERIOD) then
264
                                          tb_adc_clk <= not tb_adc_clk;</pre>
265
                                          counter := 0;
266
                                 end if:
                                 counter := counter + 1;
267
                        end if;
268
              end process;
269
270
271
               adc_conv_process: PROCESS(cur_adc_conv_state, cur_adc_val_rdy, cur_adc_en,
272
                \hookrightarrow cur_ser_read, tb_adc_eoc)
               BEGIN
273
274
                    nxt_adc_conv_state <= cur_adc_conv_state;</pre>
275
                                              <= cur_adc_val_rdy;
                          nxt_adc_val_rdy
276
                                                <= cur_adc_en;
                          nxt_adc_en
277
                                                      <= cur_eoc_trigger;
278
                          nxt_eoc_trigger
279
                          CASE cur_adc_conv_state IS
280
281
                               WHEN adc_conv_init =>
282
283
                                                                               <= '0';
                                                      --eoc_trigger
284
                                               nxt_adc_conv_state <= adc_conv_start;</pre>
285
286
                                          WHEN adc_conv_start =>
287
288
                                                    nxt_adc_en
                                                                          <= '1';
289
                                                    nxt_eoc_trigger <= '0';</pre>
290
                                               nxt_adc_conv_state <= adc_eoc_wait;</pre>
291
```

```
292
                                          WHEN adc_eoc_wait
293
                                          → =>
294
                                               --IF (tb_adc_eoc = '1') THEN
295
296
                                                            nxt_eoc_trigger <= '1';</pre>
297
                                                              nxt_adc_val_rdy <= '1';</pre>
298
                                                              nxt_rdy <= '0';</pre>
299
300
                                                             nxt_adc_conv_state <= adc_conv_stop; --</pre>
                                                              \hookrightarrow adc_read_value;
                                                              --adc_result <= cur_adc_data(16 downto 1);
301
                                                             nxt_adc_en <= '0'; -- '1';</pre>
302
                                                              --eoc_trigger <= '1';</pre>
303
304
                                                    --END IF;
305
306
                                          WHEN adc_read_value =>
307
308
                                                 nxt\_adc\_val\_rdy
                                                                     <= '1';
309
     ---
                                                   nxt_adc_conv_state <= adc_conv_stop;</pre>
310
311
312
                                          WHEN adc_conv_stop =>
313
                                   --IF (cur_ser_read = '0') THEN
314
315
                                                   nxt_adc_val_rdy
                                                                       <= '0';
316
                                                   nxt_adc_conv_state <=</pre>
317
                                                    \rightarrow adc_conv_init;
318
                                                   -- END IF;
319
320
                        WHEN OTHERS =>
321
322
                                               nxt_adc_conv_state <= adc_conv_init;</pre>
323
324
              END CASE;
325
326
               END PROCESS;
327
328
         adc_pos_clk_process: PROCESS(tb_reset, tb_adc_clk)
329
         BEGIN
330
331
              IF (tb_reset = '0') THEN
332
333
                   cur_adc_conv_state <= adc_conv_init;</pre>
334
                                        <= '0';
                   cur_adc_en
335
                                                       <= '0';
                                   cur_adc_val_rdy
336
                                                           <= '0';
                                 cur_eoc_trigger
337
338
                          ELSIF (tb_adc_clk'EVENT AND tb_adc_clk = '1') THEN
339
340
```

```
341
                        cur_adc_conv_state <= nxt_adc_conv_state;</pre>
342
                              cur_adc_val_rdy <= nxt_adc_val_rdy;</pre>
343
                                         cur_adc_en
                                                             <= nxt_adc_en;
                                         cur_eoc_trigger <= nxt_eoc_trigger;</pre>
344
345
346
                         END IF;
347
348
         END PROCESS;
349
350
351
               ser_io_process: PROCESS(cur_ser_io_state, cur_adc_bit_count, cur_adc_data,
               \, \hookrightarrow \, cur_ser_read, cur_sreadb, cur_swrite, cur_si, cur_adc_val_rdy, cur_so,
               \  \  \, \rightarrow \  \  \, \texttt{cur_inv_adc_data)}
               BEGIN
352
353
                   nxt_ser_io_state <= cur_ser_io_state;</pre>
354
                         nxt_adc_bit_count <= cur_adc_bit_count;</pre>
355
                                           <= cur_adc_data;
                         nxt_adc_data
356
                                             <= cur_ser_read;
                         nxt_ser_read
357
                         nxt_sreadb
                                             <= cur_sreadb;
358
                         nxt_swrite
                                             <= cur_swrite;
359
                         nxt_si
                                             <= cur_si;
360
361
              nxt_inv_adc_data <= cur_inv_adc_data;</pre>
362
363
                         CASE cur_ser_io_state IS
364
                  WHEN ser_io_init =>
365
366
                                                             <= '1';
                                              nxt_sreadb
367
                                                   nxt_swrite <= '0';</pre>
368
                                                   nxt_ser_read
                                                                      <= '1';
369
                                                                                    <= (others => '0');
                                                   --adc\_result
370
                                                   nxt_ser_io_state <= ser_io_start;</pre>
371
372
                  WHEN ser_io_start =>
373
374
                                              --if(cur_adc_val_rdy = '1')
375
                                              \hookrightarrow then
                                                  nxt_sreadb
                                                                     <=
376
                                                  nxt_ser_io_state <= ser_io_data_ready;</pre>
377
378
                                                   --END IF;
379
380
                                         WHEN ser_io_data_ready =>
381
382
                                                                <= '1'; -- '0';
                                              nxt_sreadb
383
                                                   nxt_ser_io_state <= ser_io_data_read; --</pre>
384
                                                   385
                     WHEN ser_io_data_latch =>
386
     ___
387
     ___
```

```
<= '1';
388
     ___
                                      nxt\_sreadb
389
     ___
                                               nxt_ser_io_state <= ser_io_data_read;</pre>
390
                  WHEN ser_io_data_read =>
391
392
                                             nxt_adc_data(0)
                                                                         <= cur_so;
393
                                                  nxt_adc_data(17 DOWNTO 1) <= cur_adc_data(16</pre>
394
                                                   \rightarrow DOWNTO O);
                                                  nxt_si
                                                                                <= '0';
395
396
                                                   IF (cur_adc_bit_count = 17) THEN -- 17
397
398
399
                                                        nxt_ser_read
                                                                            <=
                                                         nxt_adc_bit_count <= 0;</pre>
400
                                                             nxt_ser_io_state <= ser_io_stop;</pre>
401
402
                                                   ELSE
403
404
                                                       nxt_adc_bit_count <= cur_adc_bit_count + 1;</pre>
405
406
                                                   END IF;
407
408
409
                  WHEN ser_io_stop =>
410
                                             --IF (cur_adc_val_rdy = '0') THEN
411
412
                                                          nxt_ser_read
                                                                               <=
413
                                                           nxt_inv_adc_data <= cur_adc_data(16 DOWNTO</pre>
414
                                                           → 1); -- cur_adc_data(16 DOWNTO 1); --
                                                           adc_result
                                                                          <= cur_adc_data(16 downto
415
                                                           \rightarrow 1);
                                                          nxt_ser_io_state <= ser_io_init;</pre>
416
417
                                                   --END IF;
418
419
                             WHEN OTHERS =>
420
421
                                             nxt_ser_io_state <= ser_io_init;</pre>
422
423
             END CASE;
424
425
               END PROCESS;
426
427
         ser_pos_clk_process: PROCESS(tb_reset, tb_sclk)
428
         BEGIN
429
430
             IF (tb_reset = '0') THEN
431
432
                  cur_inv_adc_data
                                             <= (OTHERS => '0');
433
                  cur_ser_io_state <= ser_io_init;</pre>
434
```

```
435
                              cur_adc_bit_count <= 0;</pre>
                             cur_adc_data <= (OTHERS => '1');
                                                                              -- '0'
436
                                                     <= '0';
                                   cur_ser_read
437
                                                            <= '0';
                                        cur_swrite
438
                                                            <= '0';
                                        cur_si
439
                    cur_so
                                        <= '0';
     ---
440
     ___
                    cur_test_point_0 <= '0';</pre>
441
     ___
                    cur_test_point_1 <= '0';</pre>
442
443
     ___
                    cur_test_point_2 <= '0';</pre>
444
                         ELSIF (tb_sclk'EVENT AND tb_sclk = '1') THEN
445
446
447
                  cur_inv_adc_data
                                             <= nxt_inv_adc_data;
                        cur_ser_io_state <= nxt_ser_io_state;</pre>
448
                              cur_adc_bit_count <= nxt_adc_bit_count;</pre>
449
                             cur_adc_data <= nxt_adc_data;</pre>
450
                                      <= nxt_ser_read;
                  cur_ser_read
451
                                                            <= nxt_swrite;
452
                                        cur_swrite
                                                     <= nxt_si;
                                 cur_si
453
                                        <= tb_so;
454
     ---
                    cur_so
     ___
                    cur_test_point_0 <= nxt_test_point_0;</pre>
455
     ___
                    cur_test_point_1 <= nxt_test_point_1;</pre>
456
457
     ___
                    cur_test_point_2 <= nxt_test_point_2;</pre>
458
                         END IF;
459
460
         END PROCESS;
461
462
         ser_neg_clk_process: PROCESS(tb_reset, cur_ser_clk_n)
463
         BEGIN
464
465
              IF (tb_reset = '0') THEN
466
467
                                      <= '0';
468
                  cur_so
                                        <= '0';
469
                    cur_ser_read
                                                            <= '1';
                                        cur_sreadb
470
471
                          ELSIF (cur_ser_clk_n'EVENT AND cur_ser_clk_n = '1') THEN
472
473
474
                  cur_so
                                      <= tb_so;
                                        <= nxt_ser_read;
475
                    cur_ser_read
                                        cur_sreadb
                                                             <= nxt_sreadb;
476
477
                         END IF;
478
479
         END PROCESS;
480
481
482
483
484
    END;
485
486
```

```
487
               -- Data selection for display output
                                  <= cur_adc_data( 3 DOWNTO 0) WHEN disp_sel_swt = "00" ELSE
488
    ___
                 nibble_0
                                      cur_adc_data(19 DOWNTO 16) WHEN disp_sel_swt = "01" ELSE
    ___
489
                                                                       cur_adc_data(35 DOWNTO 32) WHEN
    ___
490
     \leftrightarrow disp_sel_swt = "10" ELSE
                                                                       cur_adc_data(51 DOWNTO 48);
    --
491
    --
                 nibble_1
                                  <= cur_adc_data( 7 DOWNTO 4) WHEN disp_sel_swt = "00" ELSE
492
     ---
                                      cur_adc_data(23 DOWNTO 20) WHEN disp_sel_swt = "01" ELSE
493
     --
                                                                       cur_adc_data(39 DOWNTO 36) WHEN
494
     \rightarrow disp_sel_swt = "10" ELSE
                                                                       ("00" & cur_adc_data(53 DOWNTO
495
     ___
     \hookrightarrow
         52));
                                  <= cur_adc_data(11 DOWNTO 8) WHEN disp_sel_swt = "00" ELSE
     ___
496
                 nibble_2
    ___
                                      cur_adc_data(27 DOWNTO 24) WHEN disp_sel_swt = "01" ELSE
497
     ___
                                                                       cur_adc_data(43 DOWNTO 40) WHEN
498
        disp_sel_swt = "10" ELSE
     \hookrightarrow
                                                                       "0000";
    ---
499
    ---
                                  <= cur_adc_data(15 DOWNTO 12) WHEN disp_sel_swt = "00" ELSE
                nibble_3
500
    --
                                      cur_adc_data(31 DOWNTO 28) WHEN disp_sel_swt = "01" ELSE
501
    ---
                                                                       cur_adc_data(47 DOWNTO 44) WHEN
502
     \leftrightarrow disp_sel_swt = "10" ELSE
    ___
                                                                       "0000";
503
```

A.6 ext_adc_control.vhd

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4
   entity ext_adc_control is
5
      port (
6
           mclk_ext_adc : in std_logic;
7
            enable : in std_logic; -- outside decider of exADC is being used
8
9
           reset
                   : in std_logic; -- reset signal for exADC
10
11
           dout
                    : in std_logic; -- DOUT
                    : in std_logic; -- SSTRB is low during adc conversion, for tconv time
12
            sstrb
13
                    : out std_logic; -- digital in, write to adc
           din
14
           adc_rst : out std_logic; -- reset adc
15
            exadc_clk : out std_logic; -- clock for adc
16
                   : out std_logic; -- drive shdn low to put the adc in shutdown mode
            shdn
17
           cs
                    : out std_logic;
18
19
            exADC_result : out std_logic_vector(15 downto 0) -- result to pcb_interface
20
       );
21
   end entity ext_adc_control;
22
23
24
   architecture arch of ext_adc_control is
25
26
       constant CALIBRATE_WORD
                                   : std_logic_vector(7 downto 0) := "11101000"; -- 1: Start,
27
        → 1: unipolar, 1: internal clock, 01: Start calibration, 000: Don't care?
                              : std_logic_vector(7 downto 0) := "11100000"; -- 1: Start,
       constant START_WORD
28
        \leftrightarrow 1: unipolar, 1: internal clock, 00: Short acqusition mode(24 ext clk
        \leftrightarrow periods/conversion), 000: Don't care?
                                 : integer := 25; -- 25 = 2MHz
        constant ADC_CLK_PERIOD
29
       constant ENABLE_CLOCK
                                    : integer := 1000;
30
31
       signal ext_clk_ena
                              : std_logic := '0';
32
       signal ext_adc_clk
                              : std_logic;
33
34
       --signal cs
                               : std_logic;
35
36
       TYPE EXT_ADC_CONV_STATE is (ADC_IDLE, ADC_WRITE_CALIBRATE, ADC_WRITE_START,
37
        → ADC_CLK_START, ADC_CS_LOW, ADC_START, ADC_WAIT, ADC_READ, ADC_DONE);
38
        signal state : EXT_ADC_CONV_STATE;
39
        signal nxt_state : EXT_ADC_CONV_STATE;
40
41
        signal result : std_logic_vector(15 downto 0);
42
43
        signal dout_d : std_logic;
44
45
       signal int_enable : std_logic;
46
```

```
47
48
49
        begin
             -- ADC Clock generation
50
51
             --exadc_clk <= ext_adc_clk when(sstrb = '1') else '0'; -- external serial clock
52
             \,\, \leftrightarrow \,\, goes low during conversion, this gives better noise performance
53
             exADC_result <= result;</pre>
54
55
56
            -- P_TEST: process(sstrb,ext_adc_clk) is
57
            ___
                  begin
                        if(sstrb = '1') then
            ___
58
            ___
                            exadc_clk <= ext_adc_clk;</pre>
59
                        elsif(sstrb = '0') then
            ___
60
            ___
                           --exadc_clk <= '0';
61
            ___
                        end if;
62
            -- end process;
63
64
            --exadc_clk <= ext_adc_clk and ext_clk_ena;
65
            shdn <= '1';</pre>
66
67
68
             P_INT_ENABLE_CLK: process(ext_adc_clk, reset) is
69
                 variable count : integer := 0;
70
                 begin
                      if(reset = '1') then
71
                          count := 0;
72
                           --ext_adc_clk <= '0';
73
                           --ext_clk_ena <= '0';
74
                           --exadc_clk <= '0';
75
                          int_enable <= '1';</pre>
76
77
                      elsif rising_edge(ext_adc_clk) then
                          if(count = ENABLE_CLOCK) then
78
79
                               int_enable <= '1';</pre>
80
                               count := 0;
                          else
81
                               count := count + 1;
82
                               int_enable <= '0';</pre>
83
                          end if;
84
                      end if;
85
             end process;
86
87
             P_EXT_ADC_GEN: process(mclk_ext_adc, reset) is
88
89
                 variable count : integer := 0;
90
                 begin
                      if(reset = '1') then
91
                          count := 0;
92
                          ext_adc_clk <= '0';</pre>
93
94
                           --ext_clk_ena <= '0';
                          exadc_clk <= '0';</pre>
95
                      elsif rising_edge(mclk_ext_adc) then
96
                          count := count + 1;
97
```

```
if(count = ADC_CLK_PERIOD) then
98
99
                                ext_adc_clk <= not ext_adc_clk;</pre>
                                count := 0;
100
                                if(ext_clk_ena = '1') then
101
                                    exadc_clk <= not ext_adc_clk;</pre>
102
                                elsif(ext_clk_ena = '0') then
103
                                    exadc_clk <= '0';</pre>
104
                                end if;
105
                           end if;
106
107
                       end if;
108
              end process;
109
             P_DOUT_SAMPLING: process(ext_adc_clk, reset) is
110
111
                  begin
                       if(reset = '1') then
112
                           dout_d <= '1';</pre>
113
                       elsif falling_edge(ext_adc_clk) then
114
                           dout_d <= dout;</pre>
115
                       end if;
116
              end process;
117
118
119
120
             P_RESET: process(ext_adc_clk, reset) is
121
                  begin
                       if(reset = '1') then
122
                           --state <= ADC_IDLE;
123
                           adc_rst <= '0';
124
                       elsif rising_edge(ext_adc_clk) then
125
                           --state <= nxt_state;
126
                           adc_rst <= '1';</pre>
127
                       end if;
128
129
              end process;
130
              P_ADC_CONV_FALLING: process(reset, ext_adc_clk) is
131
                  variable word_bit_cnt : integer :=0;
132
                  variable bit_cnt : integer := 0;
133
                  begin
134
                       --cs <= '1';
135
                       --ext_clk_ena <= '0';
136
                       if(reset = '1') then
137
                           cs <= '1';
138
                           din <= '0';
139
                           word_bit_cnt := 0;
140
141
                           bit_cnt := 0;
                       elsif falling_edge(ext_adc_clk) then
142
                           cs <= '1';
143
                           ext_clk_ena <= '0';</pre>
144
                           --din <= '0';
145
                           case state is
146
                               when ADC_IDLE =>
147
                                    --cs <= '1';
148
                                    --ext_clk_ena <= '0';
149
```

```
when ADC_WRITE_CALIBRATE =>
150
151
                                     cs <= '0';
                                     ext_clk_ena <= '1';</pre>
152
                                     --din <= CALIBRATE_WORD(7);
153
                                     if(word_bit_cnt < 7) then</pre>
154
                                          din <= CALIBRATE_WORD(7 - word_bit_cnt);</pre>
155
                                          word_bit_cnt := word_bit_cnt + 1;
156
                                     elsif(word_bit_cnt = 7) then
157
                                          din <= CALIBRATE_WORD(0);</pre>
158
159
                                          word_bit_cnt := 0;
160
                                     end if;
161
                                when ADC_WRITE_START =>
162
                                     cs <= '0';
                                     ext_clk_ena <= '1';</pre>
163
                                     --din <= CALIBRATE_WORD(7);
164
                                     if(word_bit_cnt < 7) then</pre>
165
                                          din <= START_WORD(7 - word_bit_cnt);</pre>
166
                                          word_bit_cnt := word_bit_cnt + 1;
167
                                     elsif(word_bit_cnt = 7) then
168
                                         din <= START_WORD(0);</pre>
169
                                         word_bit_cnt := 0;
170
                                     end if;
171
172
                                when ADC_WAIT =>
                                     --cs <= '1';
173
                                     --ext_clk_ena <= '0';
174
                                     din <= '0';
175
176
                                when ADC_READ =>
177
                                     cs <= '0';
178
                                     ext_clk_ena <= '1';</pre>
179
180
                                when others =>
181
                            end case;
182
183
                       end if;
184
              end process;
185
              P_ADC_CONV_FSM: process(state,nxt_state,ext_adc_clk, sstrb,reset) is
186
                  variable word_bit_cnt : integer :=0;
187
                  variable bit_cnt : integer := 15;
188
              begin
189
190
                   if(reset = '1') then
191
                       state <= ADC_IDLE;</pre>
192
                       --din <= '0';
193
                       --cs <= '1';
194
                       word_bit_cnt := 0;
195
                       bit_cnt
                                    := <mark>0</mark>;
196
                   elsif rising_edge(ext_adc_clk) then
197
198
                       case state is
199
                            when ADC_IDLE =>
200
                                if(int_enable = '1') then
201
```

STATE OF ADDITE OF ADD.
<pre>state <= AD0_wkIIE_SIARI;</pre>
$cs \leq v'';$
$din \leq CALIBRATE_WORD(7);$
int_enable <= '0';
end if;
when ADC_WRITE_CALIBRATE =>
if(word_bit_cnt < 7) then
<pre>word_bit_cnt := word_bit_cnt + 1;</pre>
<pre>elsif(word_bit_cnt = 7) then</pre>
<pre>word_bit_cnt := 0;</pre>
<pre>state <= ADC_WAIT;</pre>
end if;
when ADC_WRITE_START =>
<pre>if(word_bit_cnt < 7) then</pre>
<pre>word_bit_cnt := word_bit_cnt + 1;</pre>
<pre>elsif(word_bit_cnt = 7) then</pre>
<pre>word_bit_cnt := 0;</pre>
<pre>state <= ADC_WAIT;</pre>
end if;
when ADC_WAIT =>
if(sstrb = '1') then
<pre>state <= ADC READ:</pre>
end if:
when ADC READ =>
if(bit cnt = 15) then
result(0) \leq dout:
ext clk ena <= '0':
$-cs \leq 10'$
hit ont :≡ 0:
state <= ADC DONF:
result(15 - bit cnt) $\leq =$ dout:
bit $cnt := bit cnt + 1$
ord if:
when ADC DONE =>
$\frac{int}{2} + \frac{int}{2} + $
$c_{ii}c_{ii}c_{ii}c_{ii} < 0$,
state <- ADC_IDLE;
when others -> state <- ADC IDLE.
when others => state <= ADC_IDLE;
enu case;
ena 11;
end process;
end architecture arch;

A.7 int_adc_control.vhd

```
1 LIBRARY IEEE;
2 USE IEEE.std_logic_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4
   entity int_adc_control is
5
     port (
6
          mclk_adc : in std_logic;
7
           reset : in std_logic;
8
9
           enable_control : in std_logic;
10
           -- ADC select
11
           adc_selch1 : out std_logic;
           adc_ext_sel : out std_logic;
scr_enbias : out std_logic;
12
13
           -- ADC control
14
          mresb
                    : out std_logic;
15
                       : out std_logic;
          adc_clk
16
                       : out std_logic;
          adc_en
17
                       : in std_logic;
          adc_eoc
18
          adc_comp : in std_logic; -- Read out directly from ADC comparator output
19
           adc_result : out std_logic_vector(15 downto 0);
20
           comp_delayed : out std_logic;
21
22
           eoc_delayed : out std_logic;
23
           tvalid
                          : out std_logic
24
       );
25
   end entity int_adc_control;
26
   architecture arch of int_adc_control is
27
28
       type adc_conv_state is(adc_conv_idle, adc_conv_read, adc_conv_stop);
29
30
       CONSTANT ADC_CLK_PERIOD : INTEGER := 147; -- 147 ca 20k samples/s --56 => 850kHz =>
31
        \leftrightarrow 50ks/s. 5000; --1M/100k = 1k
32
        -- ADC control signals
33
       signal int_adc_en : std_logic;
34
        signal nxt_adc_result : std_logic_vector(16 downto 0);
35
       signal cur_adc_result : std_logic_vector(15 downto 0);
36
        -- ADC clock signal s
37
       signal cur_adc_clk
                                  : std_logic;
38
       signal nxt_adc_clk
                                 : std_logic;
39
       signal cur_adc_clk_count : INTEGER := 0;
40
       signal nxt_adc_clk_count : INTEGER;
41
42
       signal cur_adc_clk_n
43
                                 : std_logic;
44
       signal nxt_adc_clk_n
                                : std_logic;
       signal cur_adc_clk_n_count: INTEGER := ADC_CLK_PERIOD;
45
       signal nxt_adc_clk_n_count: INTEGER;
46
47
48
        -- fsm
49
       signal cur_adc_conv_state : adc_conv_state;
```

```
signal nxt_adc_conv_state : adc_conv_state;
50
        signal cur_adc_en
                                   : std_logic;
51
52
        signal adc_eoc_prev
                                   : std_logic;
53
        signal adc_comp_int
                                    : std_logic;
54
        --type result_buffer is array (255 downto 0) of std_logic_vector(15 downto 0);
55
56
        signal buf_rdy
                                     : std_logic;
57
        signal adc_result_rdy
                                     : std_logic;
58
59
        signal adc_comp_delayed
                                  : std_logic;
60
        signal adc_eoc_delayed
                                     : std_logic;
61
        signal adc_eoc_int
                                     : std_logic;
62
        signal tvalid_switch
                                             : std_logic := '0';
        signal tvalid_switch_d
                                             : std_logic := '0';
63
64
        begin
65
66
            -- ADC select
67
            --adc_ext_sel <= '0'; -- External source for ADC
68
            --adc_selch1 <= '1'; -- N/A when adc_ext_sel = 1
69
            --scr_enbias <= '0'; -- Screen voltage from off chip
70
71
            -- ADC control
72
73
            mresb <= not reset; -- mresb active low, asic is wierd</pre>
74
            --adc_en <= int_adc_en;
75
            adc_result <= cur_adc_result;</pre>
            --adc_result(0) <= '0';
76
            adc_comp_int <= adc_comp_delayed;</pre>
77
            adc_eoc_int <= adc_eoc_delayed;</pre>
78
79
            comp_delayed <= adc_comp_delayed;</pre>
80
            eoc_delayed <= adc_eoc_delayed;</pre>
81
82
            -- ADC clock generation
83
            adc_clk <= cur_adc_clk;</pre>
84
            nxt_adc_clk <= cur_adc_clk</pre>
                                                           WHEN cur_adc_clk_count <
85
            → ADC_CLK_PERIOD ELSE (cur_adc_clk XOR '1');
            nxt_adc_clk_count <= (cur_adc_clk_count + 1) WHEN cur_adc_clk_count <</pre>
86
            → ADC_CLK_PERIOD ELSE 0;
87
                                <= cur_adc_clk_n
            nxt_adc_clk_n
                                                               WHEN cur_adc_clk_n_count <
88
            → ADC_CLK_PERIOD ELSE (cur_adc_clk_n XOR '1');
            nxt_adc_clk_n_count <= (cur_adc_clk_n_count + 1) WHEN cur_adc_clk_n_count <</pre>
89
            \rightarrow ADC_CLK_PERIOD ELSE 0;
90
            -- signal assignments for testing
91
            int_adc_en <= enable_control; -- '1';</pre>
92
93
            P_COMP_DELAY: process(cur_adc_clk,reset)
94
95
            begin
                if(reset = '1') then
96
                    adc_comp_delayed <= '0';</pre>
97
```

```
elsif falling_edge(cur_adc_clk) then
98
99
                       adc_comp_delayed <= adc_comp;</pre>
                       adc_eoc_delayed <= adc_eoc;</pre>
100
                   end if;
101
              end process;
102
103
              P_TVALID: process(mclk_adc,reset)
104
              begin
105
                  if(reset = '1') then
106
107
                       tvalid <= '0';</pre>
108
                   elsif rising_edge(mclk_adc) then
109
                       tvalid_switch_d <= tvalid_switch;</pre>
                       if(tvalid_switch /= tvalid_switch_d) then
110
                            tvalid <= '1';</pre>
111
                       else
112
                            tvalid <= '0';</pre>
113
                       end if;
114
                   end if;
115
              end process;
116
117
118
              P_MRESET: process(mclk_adc, reset)
119
120
              begin
                  if(reset = '1') then
121
                                              <= '0';
122
                       cur_adc_clk
123
                       cur_adc_clk_n
                                              <=
                       \hookrightarrow '0';
                       cur_adc_clk_count
                                              <= 0;
124
                       cur_adc_clk_n_count <= ADC_CLK_PERIOD;</pre>
125
126
                   elsif rising_edge(mclk_adc) then
127
                       cur_adc_clk
                                              <= nxt_adc_clk;
128
                       cur_adc_clk_n
                                              <= nxt_adc_clk_n;
129
                       cur_adc_clk_count <= nxt_adc_clk_count;</pre>
130
131
                       cur_adc_clk_n_count <= nxt_adc_clk_n_count;</pre>
                   end if;
132
              end process;
133
134
135
              p_adc_conv_process: process(cur_adc_clk, reset) -- adc control xfab2
136
               \rightarrow , cur_adc_conv_state, nxt_adc_conv_state, cur_adc_en
                  variable count : integer := 255;
137
              begin
138
                   if(reset = '1') then
139
                       cur_adc_conv_state <= adc_conv_idle;</pre>
140
                       cur_adc_result <= (others => '0');
141
142
                   elsif rising_edge(cur_adc_clk) then
143
                       --nxt_adc_conv_state <= cur_adc_conv_state;
144
                       adc_eoc_prev <= adc_eoc_int;</pre>
145
                       adc_result_rdy <= '0';</pre>
146
                       buf_rdy
                                    <= '0';
147
```

```
adc_en <= '0';</pre>
148
149
                       --nxt\_adc\_en
                                                <= cur_adc_en;
150
                       \verb|case cur_adc_conv_state IS||
151
                            when adc_conv_idle =>
152
                                if(int_adc_en = '1') then
153
                                     cur_adc_conv_state <= adc_conv_read;</pre>
154
                                 end if;
155
156
157
                            when adc_conv_read =>
158
                                 adc_en <= '1';
159
                                 if(adc_eoc_int = '1') then
                                     --bit_count := 16;
160
                                     if(adc_eoc_prev = '0') then
161
                                          adc_result_rdy <= '1';</pre>
162
                                          cur_adc_result <= nxt_adc_result(15 downto 0);</pre>
163
                                          tvalid_switch <= not tvalid_switch;</pre>
164
                                          count := count - 1;
165
                                          --result_buffer(count)(15 downto 0) <= nxt_adc_result(15
166
                                          \leftrightarrow downto 0);
                                          if(count = 0) then
167
                                              --result_buffer <= cur_result_buffer;
168
169
                                              buf_rdy <= '1';</pre>
170
                                          end if;
171
                                     end if;
                                     --if(enable_control = '1') then
172
                                          cur_adc_conv_state <= adc_conv_read;</pre>
173
                                     --else
174
                                          --cur_adc_conv_state <= adc_conv_stop;
175
                                     --end if;
176
                                 elsif(adc_eoc_int = '0') then
177
                                     --nxt_adc_result(0) <= '1';
178
                                     nxt_adc_result(0) <= adc_comp_int;</pre>
179
180
                                     nxt_adc_result(16 downto 1) <= nxt_adc_result(15 downto 0);</pre>
                                     --bit_count := bit_count - 1;
181
                                 end if;
182
183
                            when adc_conv_stop =>
184
                                nxt_adc_result <= (others => '0');
185
                                 if int_adc_en = '1' then
186
                                     --cur_adc_conv_state <= adc_conv_read;
187
                                     cur_adc_conv_state <= adc_conv_idle;</pre>
188
                                 else
189
190
                                     cur_adc_conv_state <= adc_conv_idle;</pre>
191
                                 end if;
                            when others => cur_adc_conv_state <= adc_conv_idle;</pre>
192
                       end case;
193
                   end if;
194
195
              end process;
196
197
```

```
-- p_adc_pos_clk_process: process(reset, cur_adc_clk)
199
           -- begin
200
                 if (reset = '1') then
          ---
201
           ___
                      cur_adc_conv_state <= adc_conv_idle;</pre>
202
                      cur_adc_en <= '0';</pre>
           ___
203
204
205
           --
                 elsif rising_edge(cur_adc_clk) then
           --
                      cur_adc_en <= '1';</pre>
206
207
           ___
                      cur_adc_conv_state <= nxt_adc_conv_state;</pre>
208
                     --cur_adc_en <= nxt_adc_en; -- why? adc_en må synces?
           ___
209
                   end if;
          -- end process;
210
211
212
213
214 end architecture;
215
    --adc_neg_clk_process: process(reset, cur_adc_clk_n)
216
    --begin
217
218
    -- if (reset= '0') then
219
            --cur_adc_val_rdy <= '0';
220 --
          ELSif (adc_clk_n'event and adc_clk_n = '1') then
221
           --cur_adc_val_rdy <= nxt_adc_val_rdy;
222 --
          end if;
223 --end process;
```

A.8 sawtooth_wave.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
3
4
5
   entity sawtooth_wave is
6
        generic(
7
            SAWTOOTH_MAX_VALUE : integer := 243;
8
9
            SAWTOOTH_MIN_VALUE : integer := 0
10
        );
11
     port( clk, reset: in std_logic;
12
13
            sweep_sync_out : out std_logic;
            wave_out: out std_logic_vector(7 downto 0));
14
   end;
15
16
   architecture arch of sawtooth_wave is
17
        signal sweep_sync : std_logic;
18
        signal sawtooth_wave_data : std_logic_vector(7 downto 0);
19
20
   begin
21
22
23
        wave_out <= sawtooth_wave_data;</pre>
24
        sweep_sync_out <= sweep_sync;</pre>
25
        P_SAWTOOTH_WAVE: process(clk, reset) is --linear sweep
26
        variable dir : integer range -1 to 1 := 1;
27
        variable dac_out_int : integer range 0 to 255 := 0; -- unsigned(7 downto 0) :=
28
        → "00000000";
        begin
29
30
            if(reset = '1') then
31
                dir := 1;
32
                dac_out_int := 0;
33
            elsif rising_edge(clk) then
34
                if(dac_out_int = SAWTOOTH_MAX_VALUE) then
35
                     dir := -1;
36
                     sweep_sync <= '0';</pre>
37
                 elsif(dac_out_int = SAWTOOTH_MIN_VALUE) then
38
                     dir := 1;
39
                     sweep_sync <= '1';</pre>
40
                 end if;
41
42
                dac_out_int := dac_out_int + dir;
                sawtooth_wave_data <= std_logic_vector(to_signed(dac_out_int,8));</pre>
43
44
            end if;
        end process;
45
46
47
   end;
```
A.9 sine_wave.vhd

```
-- Synthesisable design for a sine wave generator
1
   -- Copyright Doulos Ltd
2
   -- SD, 07 Aug 2003
3
4
5 library ieee;
6 use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
7
   use work.sine_package.all;
8
9
10
   entity sine_wave is
11
    port( clk, reset, enable: in std_logic;
12
            wave_out: out sine_vector_type);
13
   end;
14
   architecture arch1 of sine_wave is
15
     type state_type is ( counting_up, change_down, counting_down, change_up );
16
     signal state, next_state: state_type;
17
     signal table_index: table_index_type;
18
     signal positive_cycle: boolean;
19
20
   begin
21
22
     process( clk, reset )
23
     begin
      if reset = '1' then
24
25
         state <= counting_up;</pre>
        elsif rising_edge( clk ) then
26
         if enable = '1' then
27
            state <= next_state;</pre>
28
          end if;
29
       end if;
30
      end process;
31
32
33
     process( state, table_index )
34
     begin
      next_state <= state;</pre>
35
       case state is
36
         when counting_up =>
37
            if table_index = max_table_index then
38
              next_state <= change_down;</pre>
39
            end if;
40
         when change_down =>
41
            next_state <= counting_down;</pre>
42
43
          when counting_down =>
           if table_index = 0 then
44
              next_state <= change_up;</pre>
45
            end if;
46
          when others => -- change_up
47
            next_state <= counting_up;</pre>
48
49
        end case;
50
      end process;
```

```
51
      process( clk, reset )
52
      begin
53
        if reset = '1' then
54
          table_index <= 0;</pre>
55
          positive_cycle <= true;</pre>
56
        elsif rising_edge( clk ) then
57
         if enable = '1' then
58
            case next_state is
59
60
              when counting_up =>
61
                 table_index <= table_index + 1;</pre>
62
              when counting_down =>
                table_index <= table_index - 1;</pre>
63
              when change_up =>
64
                 positive_cycle <= not positive_cycle;</pre>
65
               when others =>
66
                 -- nothing to do
67
            end case;
68
          end if;
69
        end if;
70
71
      end process;
72
73
      process( table_index, positive_cycle )
        variable table_value: table_value_type;
74
75
      begin
        table_value := get_table_value( table_index );
76
        if positive_cycle then
77
          wave_out <= std_logic_vector(to_signed(table_value,sine_vector_type'length));</pre>
78
79
        else
          wave_out <= std_logic_vector(to_signed(-table_value,sine_vector_type'length));</pre>
80
81
        end if;
82
      end process;
83
84
   end;
```

A.10 sine_package.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 package sine_package is
5
      constant max_table_value: integer := 127;
6
      subtype table_value_type is integer range 0 to max_table_value;
7
8
9
      constant max_table_index: integer := 127;
10
      subtype table_index_type is integer range 0 to max_table_index;
11
      subtype sine_vector_type is std_logic_vector( 7 downto 0 );
12
13
      function get_table_value (table_index: table_index_type) return table_value_type;
14
15
   end;
16
17
   package body sine_package is
18
19
     function get_table_value (table_index: table_index_type) return table_value_type is
20
        variable table_value: table_value_type;
21
22
     begin
23
      case table_index is
24
         when 0 =>
25
            table_value := 1;
          when 1 =>
26
           table_value := 2;
27
          when 2 \Rightarrow
28
           table_value := 4;
29
          when 3 =>
30
           table_value := 5;
31
32
          when 4 =>
33
           table_value := 7;
          when 5 =>
34
           table_value := 9;
35
          when 6 =>
36
           table_value := 10;
37
          when 7 \Rightarrow
38
           table_value := 12;
39
          when 8 \Rightarrow
40
           table_value := 13;
41
          when 9 =>
42
43
           table_value := 15;
          when 10 =>
44
45
           table_value := 16;
          when 11 =>
46
           table_value := 18;
47
          when 12 =>
48
49
           table_value := 19;
          when 13 =>
50
```

```
table_value := 21;
51
           when 14 =>
52
             table_value := 22;
53
           when 15 =>
54
             table_value := 24;
55
           when 16 =>
56
             table_value := 26;
57
           when 17 =>
58
59
             table_value := 27;
60
           when 18 =>
61
             table_value := 29;
62
           when 19 =>
             table_value := 30;
63
           when 20 =>
64
             table_value := 32;
65
           when 21 =>
66
             table_value := 33;
67
           when 22 =>
68
             table_value := 35;
69
           when 23 =>
70
71
             table_value := 36;
72
           when 24 =>
73
             table_value := 38;
74
           when 25 =>
75
             table_value := 39;
           when 26 =>
76
             table_value := 41;
77
           when 27 =>
78
             table_value := 42;
79
           when 28 =>
80
             table_value := 44;
81
82
           when 29 =>
83
             table_value := 45;
84
           when 30 =>
             table_value := 46;
85
           when 31 =>
86
             table_value := 48;
87
           when 32 =>
88
             table_value := 49;
89
           when 33 =>
90
91
             table_value := 51;
92
           when 34 =>
93
             table_value := 52;
           when 35 =>
94
             table_value := 54;
95
           when 36 =>
96
             table_value := 55;
97
           when 37 =>
98
99
             table_value := 56;
           when 38 =>
100
             table_value := 58;
101
102
           when 39 =>
```

```
table_value := 59;
103
           when 40 =>
104
              table_value := 61;
105
           when 41 =>
106
             table_value := 62;
107
           when 42 =>
108
             table_value := 63;
109
           when 43 =>
110
             table_value := 65;
111
112
           when 44 =>
113
             table_value := 66;
114
           when 45 =>
             table_value := 67;
115
           when 46 =>
116
             table_value := 69;
117
           when 47 =>
118
             table_value := 70;
119
           when 48 =>
120
             table_value := 71;
121
           when 49 =>
122
             table_value := 72;
123
           when 50 =>
124
125
              table_value := 74;
126
           when 51 =>
127
              table_value := 75;
           when 52 =>
128
              table_value := 76;
129
           when 53 =>
130
              table_value := 78;
131
           when 54 =>
132
              table_value := 79;
133
134
           when 55 =>
135
              table_value := 80;
136
           when 56 =>
              table_value := 81;
137
           when 57 =>
138
              table_value := 82;
139
           when 58 =>
140
              table_value := 84;
141
           when 59 =>
142
              table_value := 85;
143
           when 60 =>
144
145
              table_value := 86;
146
           when 61 =>
             table_value := 87;
147
           when 62 =>
148
             table_value := 88;
149
           when 63 =>
150
             table_value := 89;
151
           when 64 =>
152
              table_value := 90;
153
           when 65 =>
154
```

```
table_value := 91;
155
           when 66 =>
156
              table_value := 93;
157
           when 67 =>
158
             table_value := 94;
159
           when 68 =>
160
             table_value := 95;
161
           when 69 =>
162
             table_value := 96;
163
164
           when 70 =>
165
             table_value := 97;
166
           when 71 =>
167
             table_value := 98;
           when 72 =>
168
             table_value := 99;
169
           when 73 =>
170
             table_value := 100;
171
           when 74 =>
172
             table_value := 101;
173
           when 75 =>
174
             table_value := 102;
175
           when 76 =>
176
177
              table_value := 102;
178
           when 77 =>
179
              table_value := 103;
           when 78 =>
180
              table_value := 104;
181
           when 79 =>
182
              table_value := 105;
183
           when 80 =>
184
              table_value := 106;
185
           when 81 =>
186
187
              table_value := 107;
188
           when 82 =>
              table_value := 108;
189
           when 83 =>
190
              table_value := 109;
191
           when 84 =>
192
              table_value := 109;
193
           when 85 =>
194
              table_value := 110;
195
           when 86 =>
196
197
              table_value := 111;
198
           when 87 =>
             table_value := 112;
199
           when 88 =>
200
             table_value := 112;
201
           when 89 =>
202
203
             table_value := 113;
           when 90 =>
204
              table_value := 114;
205
           when 91 =>
206
```

```
table_value := 114;
207
           when 92 =>
208
             table_value := 115;
209
           when 93 =>
210
             table_value := 116;
211
           when 94 =>
212
             table_value := 116;
213
           when 95 =>
214
215
             table_value := 117;
216
           when 96 =>
217
             table_value := 118;
218
           when 97 =>
             table_value := 118;
219
           when 98 =>
220
             table_value := 119;
221
           when 99 =>
222
             table_value := 119;
223
           when 100 =>
224
             table_value := 120;
225
           when 101 =>
226
227
             table_value := 120;
228
           when 102 =>
229
             table_value := 121;
230
           when 103 =>
231
             table_value := 121;
           when 104 =>
232
             table_value := 122;
233
           when 105 =>
234
             table_value := 122;
235
           when 106 =>
236
             table_value := 123;
237
238
           when 107 =>
239
             table_value := 123;
           when 108 =>
240
             table_value := 123;
241
           when 109 =>
242
             table_value := 124;
243
           when 110 =>
244
             table_value := 124;
245
           when 111 =>
246
247
             table_value := 124;
           when 112 =>
248
249
             table_value := 125;
250
           when 113 =>
             table_value := 125;
251
           when 114 =>
252
             table_value := 125;
253
           when 115 =>
254
255
             table_value := 126;
           when 116 =>
256
             table_value := 126;
257
258
           when 117 =>
```

```
table_value := 126;
259
           when 118 =>
260
             table_value := 126;
261
           when 119 =>
262
             table_value := 126;
263
           when 120 =>
264
265
             table_value := 126;
266
           when 121 =>
267
             table_value := 127;
268
           when 122 =>
            table_value := 127;
269
           when 123 =>
270
            table_value := 127;
271
           when 124 =>
272
            table_value := 127;
273
           when 125 =>
274
            table_value := 127;
275
           when 126 =>
276
             table_value := 127;
277
278
           when 127 =>
279
             table_value := 127;
280
         end case;
281
         return table_value;
282
       end;
283
    end;
284
```

A.11 debounce.vhd

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
   entity debounce is
4
      GENERIC(
5
            clk_freq : INTEGER := 100_000_000; --system clock frequency in Hz
6
            stable_time : INTEGER := 10);
                                                     --time button must remain stable in ms
7
        port(
8
                   : in std_logic;
: in std_logic;
9
            mclk
10
            mrst
11
            button_inp : in std_logic;
            button_stable : out std_logic
12
       );
13
14 end entity;
15
   architecture arch of debounce is
16
       constant WAIT_TIME : integer := clk_freq*stable_time/1000;
17
18
        signal flipflops : STD_LOGIC_VECTOR(1 DOWNTO 0); --input flip flops
19
        signal counter_set : STD_LOGIC;
                                                                --sync reset to zero
20
      begin
21
22
        counter_set <= flipflops(0) xor flipflops(1); --determine when to start/reset counter</pre>
23
24
        process(mclk, mrst)
25
            variable counter : integer := 0; --counter for timing
26
            begin
27
                 if(mrst = '1') then
28
                                                                --reset
                     flipflops(1 downto 0) <= "00";</pre>
                                                                         --clear input flipflops
29
                     button_stable <= '0';</pre>
                                                                                --clear result
30
                     \leftrightarrow register
                 elsif rising_edge(mclk) then
                                                          --rising clock edge
31
                     flipflops(0) <= button_inp;</pre>
                                                                             --store button value in
32
                      \leftrightarrow 1st flipflop
                     flipflops(1) <= flipflops(0);</pre>
                                                                        --store 1st flipflop value
33
                     \leftrightarrow in 2nd flipflop
                     if(counter_set = '1') then
                                                                        --reset counter because
34
                     \leftrightarrow input is changing
                         counter := 0;
                                                                               --clear the counter
35
                     elsif(counter < WAIT_TIME) then --stable input time is not yet met</pre>
36
                         counter := counter + 1;
                                                                                 --increment counter
37
                     else
                                                                        --stable input time is met
38
                         button_stable <= flipflops(1);</pre>
                                                                                    --output the
39
                          \leftrightarrow stable value
                     end if;
40
                 end if;
41
        END PROCESS;
42
43
44
45 end arch;
```

Appendix B

State machine Diagrams



Figure B.1: State machine controlling the m-NIC2 serial register, writing



Figure B.2: State machine controlling the m-NIC2 serial register, reading

Appendix C

Pin assignment

1							
2	set_property -dict	{PACKAGE_PIN	D19	IOSTANDARD	LVCMOS33}	[get_ports	mrst_0]
	#BTN0						
3	set_property -dict	{PACKAGE_PIN	M20	IOSTANDARD	LVCMOS33}	[get_ports	$\{mode_0[0]\}$
	#SW0						
4	set property -dict	{PACKAGE PIN	M19	IOSTANDARD	LVCMOS33}	[get ports	{mode 0[1]}]
	#SW1	_			-		
5	set property -dict	{PACKAGE PIN	R14	IOSTANDARD	LVCMOS33}	[get ports	{led 0[0]}]
	#LED0	· _			,		
6	set property -dict	{PACKAGE PIN	P14	IOSTANDARD	LVCMOS33}	[get ports	{led 0[1]}]
	#LED1	_			-		
7	set property -dict	{PACKAGE PIN	M14	IOSTANDARD	LVCMOS33}	[get ports	dbg led 0]
	#LED3						
8	set_property -dict	{PACKAGE_PIN	L20	IOSTANDARD	LVCMOS33}	[get_ports	adc_switch_0
] #BTN2						
9	set_property -dict	{PACKAGE_PIN	N16	IOSTANDARD	LVCMOS33}	[get_ports	
	adc_selected_0]	#LED2					
10	set_property -dict	{PACKAGE_PIN	N17	IOSTANDARD	LVCMOS33}	[get_ports	trigger_1]
	#AR13						
11	<pre>#set_property -dict</pre>	{PACKAGE_PIN	J P18	8 IOSTANDARI	D LVCMOS33	} [get_ports	5 TEST_POINT]
	#AR12						
12							
13							
14							
15							
16	set_property -dict	{PACKAGE_PIN	Y8 I	OSTANDARD I	LVCMOS33}	[get_ports a	adc_en_0]
	#RP35						
17	set_property -dict	$\{PACKAGE_PIN$	W19	IOSTANDARD	LVCMOS33}	[get_ports	adc_eoc_0]
	#RP5						
18	set_property -dict	$\{PACKAGE_PIN$	A20	IOSTANDARD	LVCMOS33}	[get_ports	
	int_adc_clk_0]	#RP38					
19	set_property -dict	$\{PACKAGE_PIN$	Y16	IOSTANDARD	LVCMOS33}	[get_ports	adc_comp_0]
	#RP27						

20

21	set_property -dict [0]}] #RP	{PACKAGE_PIN 8	Y18 IOSTANDARD LVCMOS33} [get_ports {mresb_1
22			
23	set_property -dict	{PACKAGE_PIN #RP36	B19 IOSTANDARD LVCMOS33} [get_ports sclk_0]
24	set_property -dict #RP3	{PACKAGE_PIN	W18 IOSTANDARD LVCMOS33} [get_ports adc_selch1_0
25	set_property -dict	{PACKAGE_PIN #RP12	C20 IOSTANDARD LVCMOS33} [get_ports
26	set_property -dict	{PACKAGE_PIN	W6 IOSTANDARD LVCMOS33} [get_ports scr_enbias_0]
27	set_property -dict	{PACKAGE_PIN	V7 IOSTANDARD LVCMOS33} [get_ports {mresb_1[1]}]
28	set_property -dict	{PACKAGE_PIN	F19 IOSTANDARD LVCMOS33} [get_ports sreadb_0]
29	#RF24 set_property - dict #PP26	{PACKAGE_PIN	U19 IOSTANDARD LVCMOS33} [get_ports swrite_0]
30	set_property -dict	{PACKAGE_PIN #RP40	Y9 IOSTANDARD LVCMOS33} [get_ports so_0]
31	set_property -dict	{PACKAGE_PIN #RP32	B20 IOSTANDARD LVCMOS33} [get_ports si_0]
32		#KI 52	
24		DACKACE DIN	LILL LOSTANDADD LUCMOS22) [act acata
34	set_property = dict	{PACKAGE_PIN #DD19	U18 IOSTANDARD LVCMOS33} [get_ports
25		#KP10	
35	set_property - dict	{PACKAGE_PIN	v10 IOSTANDARD LVCMOS33} [get_ports
26	max1132_dout_0]	#KP21	
36	set_property - dict	{PACKAGE_PIN	v8 IOSTANDARD LVCMOS33} [get_ports
27	max1132_sstrb_0	J #RP19	
37	set_property -dict] #RP11	{PACKAGE_PIN	U7 IOSTANDARD LVCMOS33} [get_ports max1132_din_0
38	set_property -dict] #RP15	{PACKAGE_PIN	U8 IOSTANDARD LVCMOS33} [get_ports max1132_rst_0
39	set_property -dict max1132_shdn_0]	{PACKAGE_PIN #RP7	V6 IOSTANDARD LVCMOS33} [get_ports
40	set_property -dict] #RP23	{PACKAGE_PIN	W10 IOSTANDARD LVCMOS33} [get_ports max1132_cs_0
41			
42	set_property -dict #AR9	{PACKAGE_PIN	V18 IOSTANDARD LVCMOS33} [get_ports {A_0[0]}]
43	set_property -dict #AR8	{PACKAGE_PIN	V17 IOSTANDARD LVCMOS33} [get_ports {A_0[1]}]
44			
45	set_property -dict	{PACKAGE_PIN #AR10	T16 IOSTANDARD LVCMOS33} [get_ports {wr_0}]
46	<pre>set_property -dict [0]}] #AR0</pre>	{PACKAGE_PIN	T14 IOSTANDARD LVCMOS33} [get_ports {dac_out_0
47	set_property -dict [1]}] #AR1	{PACKAGE_PIN	U12 IOSTANDARD LVCMOS33} [get_ports {dac_out_0
48	set_property -dict [2]}] #AR2	{PACKAGE_PIN	U13 IOSTANDARD LVCMOS33} [get_ports {dac_out_0

49	<pre>set_property -dict { [3]}] #AB3</pre>	PACKAGE_PIN	V13 IOSTANDARD	LVCMOS33}	[get_ports	$\{dac_out_0$	
50	set property - dict {	PACKAGE PIN	V15 IOSTANDARD	LVCMOS33}	[get ports	{dac out 0	
	[4]}] #AR4	_		,		·	
51	<pre>set_property -dict {</pre>	PACKAGE_PIN	T15 IOSTANDARD	LVCMOS33}	[get_ports	{dac_out_0	
	[5]}] #AR5						
52	<pre>set_property -dict {</pre>	PACKAGE_PIN	R16 IOSTANDARD	LVCMOS33}	[get_ports	{dac_out_0	
	[6]}] #AR6						
53	<pre>set_property -dict {</pre>	PACKAGE_PIN	U17 IOSTANDARD	LVCMOS33}	[get_ports	{dac_out_0	
	[7]}] #AR7						
54	<pre>set_property -dict {</pre>	PACKAGE_PIN	R17 IOSTANDARD	LVCMOS33}	[get_ports	<pre>sweep_sync_0</pre>	
] #AR11						
55	<pre>set_property -dict {</pre>	PACKAGE_PIN	W8 IOSTANDARD I	LVCMOS33} [get_ports i	input_sync_0]	
	#RP33						
56							
57							
58	set_property DRIVE 1	2 [get_ports	$\{A_0[1]\}$				
59	set_property DRIVE 1	2 [get_ports	$\{A_0[0]\}$				
60							
61	set_operating_conditions -process maximum						
62	set_operating_conditions -heatsink low						
63	set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]						
64	set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]						
65	set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]						
66	connect_debug_port_dbg_hub/clk [get_nets_clk]						

Appendix D

Python code

D.1 Readout code

```
1 # Imports
2 from pynq import Overlay
3 from pynq import Clocks
4 from pynq import GPIO
5 from pynq.lib import AxiGPIO
6 import pynq.lib.dma
7 from pynq import Xlnk
8 import numpy as np
9 import time
10 import matplotlib.pyplot as plt
11 import csv
12 from datetime import datetime
13 import os
14
   # Programs the FPGA
15
16 # This loads the .bit (bitstream), as well as a .tcl and .hwh file. These files must have
    \,\, \hookrightarrow \, the same name at the .bit file
17 overlay =
    -> Overlay('/home/xilinx/pynq/overlays/pcb_control/plasma_chamber/final_x2/x2_plasma.bit')
18
   dma = overlay.axi_dma_adc
19
   xlnk = Xlnk()
20
   def save(path, filename):
21
     with open(path + filename, mode='w') as file:
22
          writer = csv.writer(file)
23
          row = ["VH=" + str(VH),"VM=1.6498"]
24
          writer.writerow("Current=1500")
25
          #writer.writerow(row)
26
          row = ["time [s]", "adc_data [16-bit]"]
27
          writer.writerow(row)
28
          index = 0
29
          for n in range(N):
30
31
               for i in range(data_size):
```

```
if(index == 0):
32
33
                        counttime[index] = 0
34
                    else:
                        counttime[index] = counttime[index-1] + period
35
36
                    try:
                        adc[index] = int(bin(int(data[n,i]))[18:34],2)*to_volts
37
                         #dac[index] = int(bin(int(data[n,i]))[3:12],2)*to_volts_dac
38
                         #adc_sync[index] = int(bin(int(data[n,i]))[17:18],2)
39
                         #sweep_sync[index] = int(bin(int(data[n,i]))[16:17],2)
40
41
                    except Exception as e:
42
                        adc[index] = adc[index-1]
43
                        error_count += 1
44
45
                    row = [counttime[index], adc[index]]
46
                    #row = [counttime[i],adc[i],adc_sync[i]]
47
                    #row = [counttime[i], adc[i]]
48
                    writer.writerow(row)
49
                    index += 1
50
                #print(n)
51
52
   def capture(N):
53
54
        for i in range(N):
55
            dma.recvchannel.transfer(buffer) # Gets 1 buffer from the DMA, 1 buffer = 1.5s ish
            dma.recvchannel.wait()
56
            data[i] = buffer
57
58
   # Path and filename, make sure path folder exists
59
   path = '/home/xilinx/pynq/data/'
60
   filename = 'test.csv'
61
62
    # Captures data
63
   frequency = 20.008 * 10**3 # To create time axis
64
   period = 1/frequency
65
   data_size = 32768
66
   N = 2 # Amount of buffers, 130 = 3.5 min capture
67
68
   print("Capture time: ", N*32768/frequency, "s")
69
70
   data = np.ndarray(shape=(N,data_size)) # (N x data_size) array
71
   buffer = xlnk.cma_array(shape=(data_size,), dtype=np.uint32)
72
   np_buffer = np.zeros(data_size)
73
74 # Clearing last buffer
75 dma.recvchannel.transfer(buffer)
   dma.recvchannel.wait()
76
   start_time = time.time()
77
   print("Starting with" , filename)
78
79
   capture(N) # Receives N buffers from the DMA
80
81
82 print("Done")
83 stop_time = time.time()
```

```
84 exec_time = stop_time-start_time
85 print('Execution time: ',exec_time)
86
87 # Data capture is finished, moves to saving data
88
89 index = 0
90 error_count = 0
91 adc = np.zeros(data_size*N)
92 dac = np.zeros(data_size*N)
93
   counttime = np.zeros(data_size*N)
94
   adc_sync = np.zeros(data_size*N)
95
   osc_trigger = np.zeros(data_size*N)
   sweep_sync = np.zeros(data_size*N)
96
   adc_trigger = np.zeros(data_size*N)
97
   VH = 3.2989 # Measured VH referance
98
   to_volts = VH/65536.0
99
   to_volts_dac = 5/256.0
100
101
   save(path, filename) # Saves data to path/filename.csv
102
103
   print("Error count: " , error_count)
104
105
106
   stop_time = time.time()
107 exec_time = stop_time-start_time
108 print("Finished with" , filename, "Total time: ", exec_time)
```

D.2 Deviation calculation code

```
1 import numpy as np
2 import matplotlib.pyplot as plt
3 import csv
4 import time
5
6 time = []
   adc_data = []
7
   start = 5500
8
9
   stop = int(2.4*10**6) # To create a regress line from 50 mV to 2.7 V
10
   with open('4mhz_ver3.csv', 'r') as data:
11
12
       csv_reader = csv.reader(data)
       line_count = 0
13
       for row in csv_reader:
14
            if(line_count < 2):</pre>
15
                line_count += 1
16
            else:
17
                time.append(float(row[0]))
18
                adc_data.append(float(row[1]))
19
                line_count += 1
20
                #plt.plot(time,adc_data)
21
22
                #plt.show()
23
24
   time_lin = np.array(time[start:stop])
25
   plt.plot(adc_data[start:stop])
26
   lsb = 3.3/2**(16)
27
   adc_data_lin = adc_data[start:stop]
28
   reg = np.polyfit(time_lin, adc_data_lin,1)
29
   reg_eq = reg[0]*time_lin + reg[1]
30
   error = adc_data[start:stop] - reg_eq
31
32
   #plt.plot(reg_eq,error/lsb, label='Deviation from straight line')
33
   plt.xlabel("Input voltage [V]")
34
   plt.ylabel("Error [mV]")
35
   plt.legend()
36
   #plt.show()
37
38
39 n = 64
40 label = str(n) + ' length moving average'
41 # Moving average calculation
42 ret = np.cumsum(error, dtype=float)
43 ret[n:] = ret[n:] - ret[:-n]
   averaged_error = ret[n - 1:]/n
44
45
   averaged_error_bits = averaged_error/lsb
46
   std = np.std(error/lsb)
47
48 print("Average error (LSB) = " , np.average(np.abs(error)/lsb))
49 print("Standard deviation (LSB) = " , np.std(error/lsb))
50 print("Max deviation:" , np.max(np.abs(error/lsb)))
```

```
51
52 plt.plot(reg_eq[:len(averaged_error_bits)], averaged_error_bits, label=label)
53 plt.xlabel("Regress line voltage [V]")
54 plt.ylabel("Deviation from regress line [LSB]")
55 plt.grid('on')
56 plt.legend()
57 plt.show()
58
```

Appendix E

Vivado block diagram



Figure E.1: Block diagram of the full system being run on the PYNQ board



Figure E.2: Block diagram of the data transfer module

Appendix F

m-NIC PCB Schematics











Bibliography

- [1] T. A. Bekkeng, "Prototype development of a multi-needle langmuir probe system," Master's thesis, University of Oslo, 2009.
- [2] R. J. S. C. T. Russell, J. G. Luhmann, Space Physics: An Introduction. Cambridge University Press, 2016.
- [3] I. R. Ionosphere, "International reference ionosphere." http://irimodel.org/. Accessed: 25-05-2021.
- [4] U. center for Science Education, "The ionosphere, may. 22, 2021." https://scied.ucar. edu/learning-zone/atmosphere/ionosphere.
- [5] NASA, "The earth's plasmasphere." https://plasmasphere.nasa.gov/. 22-05-2021.
- [6] A. Berthelier, J. Cerisier, D. Lagoutte, and C. Béghin, "The small-scale turbulent structure of the high latitude ionosphere: Arcad-aureol-3 observations," *Annales Geophysicae*, vol. 9, pp. 725–737, 01 1991.
- [7] N. Linty, A. Farasin, A. Favenza, and F. Dovis, "Detection of gnss ionospheric scintillations based on machine learning decision tree," *IEEE Transactions on Aerospace and Electronic Systems*, vol. 55, pp. 303–317, 2019.
- [8] S. W. P. Center, "Total electron content." https://www.swpc.noaa.gov/phenomena/ total-electron-content. Accessed: 2021-05-26.
- [9] L. H. Brace, R. F. Theis, and A. Dalgarno, "The cylindrical electrostatic probes for atmosphere explorer -c,-d, and -e," *Radio Science*, vol. 8, no. 4, pp. 341–348, 1973.
- [10] K. S. Jacobsen, A. Pedersen, J. I. Moen, and T. A. Bekkeng, "A new langmuir probe concept for rapid sampling of space plasma electron density," *Measurement Science and Technology*, vol. 21, p. 085902, jul 2010.
- [11] E. Electronics, "multi-needle langmuir probe." https://eidel.no/product/ multi-needle-langmuir-probe/. Accessed: 05-05-2021.
- [12] QB50, "Qb50." https://www.qb50.eu/index.php/project-description-obj/ mission-objectives.html. 23-05-2021.

- [13] Airbus, "Esa and airbus sign contract for bartolomeo platform on the international space station." https://www.airbus.com/newsroom/press-releases/en/2020/01/ esa-and-airbus-sign-contract-for-bartolomeo-platform-on-the-international-space-stat: html. 22-05-2021.
- [14] H. M. Hoang, High-Spatial-resolution electron density measurements using the needle Langmuir system on different space platforms. PhD thesis, 2019.
- [15] J. M. Østby, "Front-end and adc asic for langmuir probes." 2017.
- [16] J. M. Østby, "4dspace xfab mpw1 measurements." 2018.
- [17] Zen-In. https://commons.wikimedia.org/wiki/File:TIA_simple.svg. Accessed: 21-05-2021.
- [18] M. Khaled, Enhancing the Performance of Digital Controllers using Distributed Multicore/Heterogeneous Embedded Systems. PhD thesis, 01 2014.
- [19] Maxim Integrated, 16-Bit ADC, 200ksps, 5V Single-Supply with Reference. 19-2083; Rev 0; 8/01.
- [20] Texas Instruments, 8-Bit, 5 us Quad DAC, Parallel Input, Single / Dual Supply. Rev. F.
- [21] Texas Instrument, Low-Noise, Very Low Drift, Precision Voltage Reference. Rev 02-2020.
- [22] "Ieee standard for terminology and test methods of digital-to-analog converter devices," *IEEE Std 1658-2011*, pp. 1–126, 2012.
- [23] "Ieee standard for terminology and test methods for analog-to-digital converters," *IEEE Std* 1241-2010 (Revision of IEEE Std 1241-2000), pp. 1–139, 2011.
- [24] R. A. T. Pedersen, "Risc-v processor core customization and verification for m-nlp applications," Master's thesis, University of Oslo, 2020.